general description the max6369?ax6374 are pin-selectable watchdog timers that supervise microprocessor (?) activity and signal when a system is operating improperly. during normal operation, the microprocessor should repeated- ly toggle the watchdog input (wdi) before the selected watchdog timeout period elapses to demonstrate that the system is processing code properly. if the ? does not provide a valid watchdog input transition before the timeout period expires, the supervisor asserts a watch- dog (wdo) output to signal that the system is not exe- cuting the desired instructions within the expected time frame. the watchdog output pulse can be used to reset the ? or interrupt the system to warn of processing errors. the max6369?ax6374 are flexible watchdog timer supervisors that can increase system reliability through notification of code execution errors. the family offers several pin-selectable watchdog timing options to match a wide range of system timing applications: watchdog startup delay: provides an initial delay before the watchdog timer is started. watchdog timeout period: normal operating watch- dog timeout period after the initial startup delay. watchdog output/timing options: open drain (100ms) or push-pull (1ms). the max6369?ax6374 operate over a +2.5v to +5.5v supply range and are available in miniature 8-pin sot23 packages. ________________________applications embedded control systems industrial controllers critical ? and microcontroller (?) monitoring automotive telecommunications networking features precision watchdog timer for critical p applications pin-selectable watchdog timeout periods pin-selectable watchdog startup delay periods ability to change watchdog timing characteristics without power cycling open-drain or push-pull pulsed active-low watchdog output watchdog timer disable feature +2.5v to +5.5v operating voltage 8a low supply current no external components required miniature 8-pin sot23 package pin-selectable watchdog timers 19-1676; rev 5; 1/11 part output wdo pulse width (ms) minimum startup delay minimum watchdog timeout max6369 open drain 100 selectable: 1ms to 60s s el ectab l e: 1ms to 60s max6370 push-pull 1 selectable: 1ms to 60s s el ectab l e: 1ms to 60s max6371 open drain 100 60s s el ectab l e: 1ms to 60s max6372 push-pull 1 60s s el ectab l e: 1ms to 60s max6373 open drain 100 s el ectab l e: 200 s to 60s or fi r st ed g es el ectab l e: 30? to 10s max6374 push-pull 1 s el ectab l e: 200 s to 60s or fi r st ed g es el ectab l e: 30? to 10s selector guide part temp range pin- package top mark max6369 ka-t -40 c to +125 c 8 sot23 aadc max6369ka/v-t -40 c to +125 c 8 sot23 aeqv max6369ka/v+t -40 c to +125 c 8 sot23 aeqv max6370ka-t -40 c to +125 c 8 sot23 aadd MAX6371KA-t -40 c to +125 c 8 sot23 aade max6372ka-t -40 c to +125 c 8 sot23 aadf max6373ka-t -40 c to +125 c 8 sot23 aadg max6374ka-t -40 c to +125 c 8 sot23 aadh ordering information pin configuration appears at end of data sheet. note: all devices are available in tape-and-reel only. required order increment is 2,500 pieces. /v denotes an automotive qualified part. devices are available in both leaded and lead-free packaging. specify lead-free by replacing ?t?with ?t?when ordering. functional diagrams pin configurations appear at end of data sheet. functional diagrams continued at end of data sheet. ucsp is a trademark of maxim integrated products, inc. available for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim?s website at www.maxim integrated.com. max6369?max6374
pin-selectable watchdog timers absolute maximum ratings electrical characteristics (v cc = +2.5v to +5.5v, set_ = v cc or gnd, t a = -40? to +125?, unless otherwise noted. typical values are at t a = +25? and v cc = +3v.) (note 1) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. terminal voltage (with respect to gnd) v cc .....................................................................-0.3v to +6v wdi.....................................................................-0.3v to +6v wdo (open drain: max6369/71/73) .................-0.3v to +6v wdo (push-pull: max6370/72/74 .......-0.3v to (v cc + 0.3v) set0, set1, set2 ................................-0.3v to (v cc + 0.3v) maximum current, any pin (input/output)...........................20ma continuous power dissipation (t a = +70?) 8-pin sot23 (derate 8.75mw/? above +70?).........700mw operating temperature range .........................-40? to +125? storage temperature range .............................-65? to +150? junction temperature ......................................................+150? v cc rise or fall rate......................................................0.05v/? lead temperature (soldering, 10s) .................................+300? soldering temperature (reflow) lead(pb)-free...................................................................+260? containing lead (pb).......................................................+240? parameter symbol conditions min typ max units operating voltage range v cc 2.5 5.5 v t a = -40 c to +85 c8 2 0 supply current i cc no load t a = -40 c to +125 c1 0 2 2 ? input high voltage v ih wdi, set0, set1, set2 0.8 v cc v v cc 3.3v, t a = -40 c to +85 c 0.8 v cc 3.3v, t a = -40 c to +125 c 0.6 v cc 2.5v, t a = -40 c to +85 c 0.6 input low voltage v il wdi, set0, set1, set2 v cc 2.5v, t a = -40 c to +125 c 0.4 v logic input current (note 2) v wdi or v set_ = 0v or v cc 0 ?0 na i sink = 1.2ma, v cc > 2.7v, watchdog output asserted 0.3 v wdo output low voltage v ol i sink = 6ma, v cc > 4.5v, watchdog output asserted 0.4 v wdo leakage current i lkg v wdo = 0 to +5.5v, output deasserted, max6369/max6371/max6373 1 a i source = 500?, v cc > 2.7v, watchdog output deasserted 0.8 v cc wdo output high voltage v oh i source = 800?, v cc > 4.5v, watchdog output deasserted v cc - 1.5 v 2 maxim integrated max6369?max6374
pin-selectable watchdog timers electrical characteristics (continued) (v cc = +2.5v to +5.5v, set_ = v cc or gnd, t a = -40? to +125?, unless otherwise noted. typical values are at t a = +25? and v cc = +3v.) (note 1) parameter symbol conditions min typ max units max6369/max6370 v set2 = 0v, v set1 = 0v, v set0 = 0v 1 3 v set2 = 0v, v set1 = 0,v set0 = v cc 10 30 v set2 = 0v, set1 = v cc , v set0 = 0v 30 90 ms v set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled set2 = v cc , v set1 = 0v, v set0 = 0v 100 300 ms set2 = v cc , v set1 = 0v, set0 = v cc 13 set2 = v cc , set1 = v cc , v set0 = 0v 10 30 startup delay period t delay set2 = v cc , set1 = v cc , set0 = v cc 60 180 s v set2 = 0v, v set1 = 0v, v set0 = 0v 1 3 v set2 = 0v, v set1 = 0v, set0 = v cc 10 30 v set2 = 0v, set1 = v cc , v set0 = 0v 30 90 ms v set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled set2 = v cc , v set1 = 0v, v set0 = 0v 100 300 ms set2 = v cc , v set1 = 0v, set0 = v cc 13 set2 = v cc , set1 = v cc , v set0 = 0v 10 30 watchdog timeout period t wd set2 = v cc , set1 = v cc , set0 = v cc 60 180 s max6371/max6372 v set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled startup delay period t delay all other set_ conditions 60 180 s v set2 = 0v, v set1 = 0v, v set0 = 0v 1 3 v set2 = 0v, v set1 = 0v, set0 = v cc 39 v set2 = 0v, set1 = v cc , v set0 = 0v 10 30 ms v set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled set2 = v cc , v set1 = 0v, v set0 = 0v 100 300 set2 = v cc , v set1 = 0v, set0 = v cc 300 900 ms set2 = v cc , set1 = v cc , v set0 = 0v 3 9 watchdog time-out period t wd set2 = v cc , set1 = v cc , set0 = v cc 60 180 s max6373/max6374 v set2 = 0v, v set1 = 0v, v set0 = 0v 3 9 ms v set2 = 0v, v set1 = 0v, set0 = v cc 39 v set2 = 0v, set1 = v cc , v set0 = 0v 60 180 s set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled set2 = v cc , v set1 = 0v, v set0 = 0v 200 600 ? set2 = v cc , v set1 = 0v, set0 = v cc first edge (note 3) set2 = v cc , set1 = v cc , v set0 = 0v first edge (note 3) startup delay period t delay set2 = v cc , set1 = v cc , set0 = v cc 60 180 s maxim integrated 3 max6369?max6374
pin-selectable watchdog timers 4 6 10 8 12 14 -40 10-15 35 60 85 supply current vs. temperature max6369/74-01 temperature (c) supply current ( a) v cc = +5.5v v cc = +2.5v typical operating characteristics (circuit of figure 1, t a = +25?, unless otherwise noted .) 0.997 0.999 0.998 1.001 1.000 1.002 1.003 -40 10 -15 35 60 85 watchdog timeout period vs. temperature max6369/74-02 temperature (?) normalized watchdog timeout period electrical characteristics (continued) (v cc = +2.5v to +5.5v, set_ = v cc or gnd, t a = -40? to +125?, unless otherwise noted. typical values are at t a = +25? and v cc = +3v.) (note 1) parameter symbol conditions min typ max units v set2 = 0v, v set1 = 0v, v set0 = 0v 3 9 ms v set2 = 0v, v set1 = 0v, set0 = v cc 39 v set2 = 0v, set1 = v cc , v set0 = 0v 1 3 s v set2 = 0v, set1 = v cc , set0 = v cc watchdog disabled set2 = v cc , v set1 = 0v, v set0 = 0v 30 90 ? set2 = v cc , v set1 = 0v, set0 = v cc 13 set2 = v cc , set1 = v cc , v set0 = 0v 10 30 watchdog timeout period t wd set2 = v cc , set1 = v cc , set0 = v cc 10 30 s watchd og inp ut p ul se wi d th ( n ote 2) t wdi after wdo deasserted 100 ns max6369/max6371/max6373 100 300 ms watchdog output pulse width t wdo max6370/max6372/max6374 1 3 ms internal setup time (note 4) t setup after wdo deasserted 100 300 ms note 1: production tested at t a = +25?. guaranteed by design over temperature limits. note 2: guaranteed by design. note 3: in this setting the watchdog timer is inactive and startup delay ends when wdi sees its first level transition. see the selecting device timing section for more information. note 4: after power-up, or a setting change, there is an internal setup time during which wdi is ignored. 4 maxim integrated max6369?max6374
pin-selectable watchdog timers pin name function 1 wdi watchdog input. if wdi remains either high or low for the duration of the watchdog timeout period (t wd ), wdo triggers a pulse. the internal watchdog timer clears whenever a wdo is asserted or whenever wdi sees a rising or falling edge. 2 gnd ground 3 n.c. not connected. do not make any connection to this pin. 4 set0 s et z er o. log i c i np ut for sel ecti ng star tup d el ay and w atchd og ti m eout p er i od s. s ee tab l e 1 for ti m i ng d etai l s. 5 set1 s et one. log i c i np ut for sel ecti ng star tup d el ay and w atchd og ti m eout p er i od s. s ee tab l e 1 for ti m i ng d etai l s. 6 set2 s et tw o. log i c i np ut for sel ecti ng star tup d el ay and w atchd og ti m eout p er i od s. s ee tab l e 1 for ti m i ng d etai l s. 7 wdo watchdog output. pulses low for the watchdog output pulse width, t wdo , when the internal watchdog times out. the max6369/max6371/max6373 have open-drain outputs and require a pull-up resistor. the max6370/max6372/max6374 outputs are push-pull. 8v cc supply voltage (+2.5v to +5.5v) table 1. minimum timeout settings pin description detailed description the max6369?ax6374 are flexible watchdog circuits for monitoring ? activity. during normal operation, the internal timer is cleared each time the ? toggles the wdi with a valid logic transition (low to high or high to low) within the selected timeout period (t wd ). the wdo remains high as long as the input is strobed within the selected timeout period. if the input is not strobed before the timeout period expires, the watchdog output is asserted low for the watchdog output pulse width (t w do ). the device type and the state of the three logic control pins (set0, set1, and set2) determine watch- dog timing characteristics. the three basic timing varia- tions for the watchdog startup delay and the normal watchdog timeout period are summarized below (see table 1 for the timeout characteristics for all devices in the family): watchdog startup delay: provides an initial delay before the watchdog timer is started. allows time for the ? system to power up and initial- ize before assuming responsibility for normal watch- dog timer updates. includes several fixed or pin-selectable startup delay options from 200? to 60s, and an option to wait for the first watchdog input transition before starting the watchdog timer. logic inputs max6369/max6370 max6371/max6372 max6373/max6374 set2 set1 set0 t delay , t wd t delay = 60s, t wd t delay t wd 0 0 0 1ms 1ms 3ms 3ms 0 0 1 10ms 3ms 3s 3s 0 1 0 30ms 10ms 60s 1s 0 1 1 disabled disabled disabled disabled 1 0 0 100ms 100ms 200 s3 0 s 1 0 1 1s 300ms first edge 1s 1 1 0 10s 3s first edge 10s 1 1 1 60s 60s 60s 10s maxim integrated 5 max6369?max6374
pin-selectable watchdog timers watchdog timeout period: normal operating watchdog timeout period after the initial startup delay. a watchdog output pulse is asserted if a valid watch- dog input transition is not received before the timeout period elapses. eight pin-selectable timeout period options for each device, from 30? to 60s. pin-selectable watchdog timer disable feature. watchdog output/timing options: open drain, active low with 100ms minimum watch- dog output pulse (max6369/max6371/max6373). push-pull, active low with 1ms minimum watchdog output pulse (max6370/max6372/max6374). each device has a watchdog startup delay that is initi- ated when the supervisor is first powered or after the user modifies any of the logic control set inputs. the watchdog timer does not begin to count down until the v cc wdi wdo t setup t delay t wd t wd t wd t wdo a b c d e f g transitions on wdi ignored during setup delay. transition(s) on wdi ignored during startup delay period. watchdog timer starts after startup delay and wdo is deasserted. transition occurs before watchdog timeout period. watchdog timer clears and starts timer again. watchdog times out, wdo asserts. transitions on wdi ignored when wdo asserted. watchdog timer starts after wdo deasserts. a abcd ef g e figure 2. watchdog timing watchdog timer circuitry transition detector enable set watchdog timeout set startup delay max6369?ax6374 en control logic set 2 set 1 set 0 v cc gnd clear wdo out wdi output figure 1. functional diagram 6 maxim integrated max6369?max6374
completion of the startup delay period, and no watch- dog output pulses are asserted during the startup delay. when the startup delay expires, the watchdog begins counting its normal watchdog timeout period and waiting for wdi transitions. the startup delay allows time for the ? system to power up and fully ini- tialize before assuming responsibility for the normal watchdog timer updates. startup delay periods vary between the different devices and may be altered by the logic control set pins. to ensure that the system generates no undesired watchdog outputs, the routine watchdog input transitions should begin before the selected minimum startup delay period has expired. the normal watchdog timeout period countdown is initi- ated when the startup delay is complete. if a valid logic transition is not recognized at wdi before the watchdog timeout period has expired, the supervisor asserts a watchdog output. watchdog timeout periods vary between the different devices and may be altered by the logic control set pins. to ensure that the system generates no undesired watchdog outputs, the watch- dog input transitions should occur before the selected minimum watchdog timeout period has expired. the startup delay and the watchdog timeout period are determined by the states of the set0, set1, and set2 pins, and by the particular device within the family. for the max6369 and max6370, the startup delay is equal to the watchdog timeout period. the startup and watchdog timeout periods are pin selectable from 1ms to 60s (minimum). for the max6371 and max6372, the startup delay is fixed at 60s and the watchdog timeout period is pin selectable from 1ms to 60s (minimum). the max6373/max6374 provide two timing variations for the startup delay and normal watchdog timeout. five of the pin-selectable modes provide startup delays from 200? to 60s minimum, and watchdog timeout delays from 3ms to 10s minimum. two of the selectable modes do not initiate the watchdog timer until the device receives its first valid watchdog input transition (there is no fixed period by which the first input must be received). these two extended startup delay modes are useful for applications requiring more than 60s for system initialization. all the max6369?ax6374 devices may be disabled with the proper logic control pin setting (table 1). applications information input signal considerations watchdog timing is measured from the last wdi rising or falling edge associated with a pulse of at least 100ns in width. wdi transitions are ignored when wdo is asserted, and during the startup delay period (figure 2). watchdog input transitions are also ignored for a setup period, t setup , of up to 300? after power-up or a setting change (figure 3). selecting device timing set2, set1, and set0 program the startup delay and watchdog timeout periods (table 1). timeout settings can be hard wired, or they can be controlled with logic gates and modified during operation. to ensure smooth transitions, the system should strobe wdi immediately before the timing settings are changed. this minimizes the risk of initializing a setting change too late in the timer countdown period and generating undesired watchdog outputs. after changing the timing settings, two outcomes are possible based on wdo. if the change is made while wdo is asserted, the previous setting is allowed to finish, the characteristics of the new setting are assumed, and the new startup phase is entered after a 300? setup time (t setup ) elapses. if the change is made while wdo is not asserted, the new setting is initiated immediately, and the new start- up phase is entered after the 300? setup time elapses. pin-selectable watchdog timers t wd t wd t wd t setup t delay t wd t setup t delay t wd ** * * * *ignored edge wdi wdo set_ figure 3. setting change timing maxim integrated 7 max6369?max6374
pin-selectable watchdog timers selecting 011 (set2 = 0, set1 = 1, set0 = 1) disables the watchdog timer function on all devices in the family. operation can be reenabled without powering down by changing the set inputs to the new desired setting. the device assumes the new selected timing characteris- tics and enter the startup phase after the 300? setup time elapses (figure 3). wdo is high when the watch- dog timer is disabled. the max6373/max6374 offer a first-edge feature. in first-edge mode (settings 101 or 110, table 1), the internal timer does not control the startup delay period. instead, startup terminates when wdi sees a transition. if changing to first-edge mode while the device is oper- ating, disable mode must be entered first. it is then safe to select first-edge mode. entering disable mode first ensures the output is unasserted when selecting first- edge mode and removes the danger of wdi being masked out. output the max6369/max6371/max6373 have an active-low, open-drain output that provides a watchdog output pulse of 100ms. this output structure sinks current when wdo is asserted. connect a pullup resistor from wdo to any supply voltage up to +5.5v. select a resistor value large enough to register a logic low (see electrical characteristics ), and small enough to register a logic high while supplying all input current and leakage paths connected to the wdo line. a 10k pullup is sufficient in most applications. the max6370/ max6372/max6374 have push-pull outputs that pro- vide an active-low watchdog output pulse of 1ms. when wdo deasserts, timing begins again at the beginning of the watchdog timeout period (figure 2). usage in noisy environments if using the watchdog timer in an electrically noisy envi- ronment, a bypass capacitor of 0.1? should be con- nected between v cc and gnd as close to the device as possible, and no further away than 0.2 inches. ________________watchdog software considerations to help the watchdog timer monitor software execution more closely, set and reset the watchdog input at differ- ent points in the program, rather than pulsing the watch- dog input high-low-high or low-high-low. this technique avoids a stuck loop, in which the watchdog timer would continue to be reset inside the loop, keeping the watch- dog from timing out. figure 4 shows an example of a flow diagram where the i/o driving the watchdog input is set high at the beginning of the program, set low at the end of every subroutine or loop, then set high again when the program returns to the beginning. if the pro- gram should hang in any subroutine, the problem would be quickly corrected, since the i/o is continually set low and the watchdog timer is allowed to time out, causing wdo to pulse. start set wdi high program code subroutine or program loop set wdi low return possible infinite loop path figure 4. watchdog flow diagram 8 maxim integrated max6369?max6374
pin-selectable watchdog timers chip information transistor count: 1500 process: bicmos set2 set1 set0 1 2 8 7 v cc wdo gnd n.c. wdi sot23 top view 3 4 6 5 max6369 max6370 max6371 max6372 max6373 max6374 pin configuration package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages . note that a ?? ?? or ??in the package code indicates rohs status only. package draw- ings may show a different suffix character, but the drawing per- tains to the package regardless of rohs status. package type package code outline no. land pattern no. 8 sot23 k8sn-1 21-0078 90 -0 176 maxim integrated 9 max6369?max6374
revision history revision number revision date description pages changed 0 4/00 initial release 1 7/00 removed future product asterisk for max6370. 1 2 2/03 corrected limits in electrical characteristics .4 3 12/05 added lead-free information to ordering information .1 4 6/10 revised the ordering information , absolute maximum ratings, electrical characteristics , and the selecting device timing section. 1, 2, 8 5 1/11 updated the top mark information in the ordering information section. 1 pin-selectable watchdog timers max6369?max6374 10 maxim integrated 160 rio robles, san jose, ca 95134 usa 1-408-601-1000 maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. the parametric values (min and max limits) shown in the electrical characteristics table are guaranteed. other parametric values quoted in this data sheet are provided for guidance. ? 2011 maxim integrated the maxim logo and maxim integrated are trademarks of maxim integrated products, inc.
|
