View SI7288DP-T1-GE3_7284264.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

vishay siliconix si7288dp new product document number: 65366 s09-2113-rev. a, 12-oct-09 www.vishay.com 1 dual n-channel 40-v (d-s) mosfet features ? halogen-free according to iec 61249-2-21 definition ? trenchfet ? gen iii power mosfet ? pwm optimized ? 100 % r g tested ? 100 % uis tested ? compliant to rohs directive 2002/95/ec applications ? backlight inverter for lcd displays ? dc/dc converter product summary v ds (v) r ds(on) ( )i d (a) q g (typ.) 40 0.019 at v gs = 10 v 20 4.9 0.022 at v gs = 4.5 v 19 d 1 g 1 s 1 n -channel mosfet d 2 g 2 s 2 n -channel mosfet orderin g information: SI7288DP-T1-GE3 (lead (p b )-free and halogen-free) 1 2 3 4 5 6 7 8 s1 g1 s2 g2 d1 d1 d2 d2 6.15 mm 5.15 mm bottom view powerpak ? so- 8 notes: a. surface mounted on 1" x 1" fr4 board. b. t = 10 s. c. see solder profile ( www.vishay.com/ppg?73257 ) . the powerpak so- 8 is a leadless package. the end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufactu ring. a solder fillet at the exposed copper tip cannot be guara nteed and is not required to ensure adequate botto m side solder interconnection. d. rework conditions: manual soldering with a sol dering iron is not recommended for leadless components. e. maximum under steady state conditions is 8 0 c/w. absolute maximum ratings t a = 25 c, unless otherwise noted parameter symbol limit unit drain-source voltage v ds 40 v gate-source voltage v gs 20 continuous drain current (t j = 150 c) t c = 25 c i d 20 a t c = 70 c 17 t a = 25 c 10 a, b t a = 70 c 8 .2 a, b pulsed drain current i dm 50 source-drain current diode current t c = 25 c i s 13 t a = 25 c 3.0 a, b single pulse avalanche current l = 0.1 mh i as 10 avalanche energy e as 5 mj maximum power dissipation t c = 25 c p d 15.6 w t c = 70 c 10 t a = 25 c 3.6 a, b t a = 70 c 2.3 a, b operating junction and storage temperature range t j , t stg - 55 to 150 c soldering recommendations (peak temperature) c, d 260 thermal resistance ratings parameter symbol typ. max. unit maximum junction-to-ambient a, e t 10 s r thja 29 35 c/w maximum junction-to-case (drain) steady state r thjc 6.5 8 .0
www.vishay.com 2 document number: 65366 s09-2113-rev. a, 12-oct-09 vishay siliconix si7288dp new product notes: a. guaranteed by design, not s ubject to production testing. b. pulse test; pulse width 300 s, duty cycle 2 %. stresses beyond those listed under ?absolute maximum ratings? ma y cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other condit ions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. specifications t j = 25 c, unless otherwise noted parameter symbol test conditions min. typ. max. unit static drain-source breakdown voltage v ds v gs = 0 v, i d = 250 a 40 v v ds temperature coefficient v ds /t j i d = 250 a 47 mv/c v gs(th) temperature coefficient v gs(th) /t j i d = 250 a - 5.2 gate threshold voltage v gs(th) v ds = v gs , i d = 250 a 1.2 2. 8 v gate-body leakage i gss v ds = 0 v, v gs = 20 v 100 na zero gate voltage drain current i dss v ds = 40 v, v gs = 0 v 1 a v ds = 40 v, v gs = 0 v, t j = 8 5 c 10 on-state drain current b i d(on) v ds 5 v, v gs = 10 v 20 a drain-source on-state resistance b r ds(on) v gs = 10 v, i d = 10 a 0.0156 0.019 v gs = 4.5 v, i d = 7 a 0.01 8 0.022 forward transconductance b g fs v ds = 10 v, i d = 10 a 39 s dynamic a input capacitance c iss v ds = 20 v, v gs = 0 v, f = 1 mhz 565 pf output capacitance c oss 100 reverse transfer capacitance c rss 42 total gate charge q g v ds = 20 v, v gs = 10 v, i d = 10 a 10 15 nc v ds = 20 v, v gs = 4.5 v, i d = 10 a 4.9 7.4 gate-source charge q gs 1.4 gate-drain charge q gd 1.5 gate resistance r g f = 1 mhz 0.6 2.7 5.4 tu r n - o n d e l ay t i m e t d(on) v dd = 20 v, r l = 2 i d ? 10 a, v gen = 4.5 v, r g = 1 12 24 ns rise time t r 14 2 8 turn-off delay time t d(off) 16 32 fall time t f 10 20 tu r n - o n d e l ay t i m e t d(on) v dd = 20 v, r l = 2 i d ? 10 a, v gen = 10 v, r g = 1 714 rise time t r 8 16 turn-off delay time t d(off) 14 2 8 fall time t f 8 16 drain-source body diode characteristics continuous source-drain diode current i s t c = 25 c 13 a pulse diode forward current a i sm 50 body diode voltage v sd i s = 3 a 0.77 1.2 v body diode reverse recovery time t rr i f = 5 a, di/dt = 100 a/s, t j = 25 c 15 30 ns body diode reverse recovery charge q rr 7.5 15 nc reverse recovery fall time t a 8 ns reverse recovery rise time t b 7
document number: 65366 s09-2113-rev. a, 12-oct-09 www.vishay.com 3 vishay siliconix si7288dp new product typical characteristics 25 c, unless otherwise noted output characteristics on-resistance vs. drain current gate charge 0 10 20 30 40 50 0.0 0.5 1.0 1.5 2.0 2.5 v gs =10 v thr u 4 v v gs =3 v v ds - drain-to-so u rce v oltage ( v ) - drain c u rrent (a) i d 0.010 0.013 0.016 0.019 0.022 0.025 0 1020304050 v gs =4.5 v v gs =10 v - on-resistance ( ) r ds(on) i d - drain c u rrent (a) 0 2 4 6 8 10 0.0 2.1 4.2 6.3 8.4 10.5 v ds =30 v v ds =20 v i d =10a v ds =10 v - gate-to-so u rce v oltage ( v ) q g - total gate charge (nc) v gs transfer characteristics capacitance on-resistance vs. junction temperature 0 2 4 6 8 10 012345 t c = 25 c t c = 125 c t c = - 55 c v gs - gate-to-so u rce v oltage ( v ) - drain c u rrent (a) i d 0 150 300 450 600 750 0 8 16 24 32 40 c iss c oss c rss v ds - drain-to-so u rce v oltage ( v ) c - capacitance (pf) 0.5 0.8 1.1 1.4 1.7 2.0 - 50 - 25 0 25 50 75 100 125 150 i d =8a v gs =10 v v gs =4.5 v t j -j u nction temperat u re (c) ( n ormalized) - on-resistance r ds(on)
www.vishay.com 4 document number: 65366 s09-2113-rev. a, 12-oct-09 vishay siliconix si7288dp new product typical characteristics 25 c, unless otherwise noted source-drain diode forward voltage threshold voltage 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1 0.01 0.001 0.1 10 100 t j = 25 c t j = 150 c v sd -so u rce-to-drain v oltage ( v ) - so u rce c u rrent (a) i s - 1.0 - 0.7 - 0.4 - 0.1 0.2 0.5 - 50 - 25 0 25 50 75 100 125 150 i d = 250 a i d =5ma v ariance ( v ) v gs(th) t j - temperat u re (c) on-resistance vs. gate-to-source voltage single pulse power 0.00 0.02 0.04 0.06 0.08 0.10 012345678910 i d =8a t j = 125 c t j = 25 c - on-resistance ( ) r ds(on) v gs - gate-to-so u rce v oltage ( v ) 0 14 28 42 56 70 0 1 1 1 0 0 . 0 0.01 time (s) po w er ( w ) 0.1 safe operating area, junction-to-ambient 100 1 0.1 1 10 100 0.01 10 0.1 t a =25 c single p u lse 100 ms limited b yr ds(on) * b v dss limited 1ms 10 ms 1s 10 s dc v ds - drain-to-so u rce v oltage ( v ) * v gs > minim u m v gs at w hich r ds(on) is specified - drain c u rrent (a) i d
document number: 65366 s09-2113-rev. a, 12-oct-09 www.vishay.com 5 vishay siliconix si7288dp new product typical characteristics 25 c, unless otherwise noted * the power dissipation p d is based on t j(max) = 150 c, using junction-to-case thermal resi stance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. it is used to determ ine the current rating, when this rating falls below the package limit. current derating* 0 5 10 15 20 25 0 25 50 75 100 125 150 t c - case temperat u re (c) i d - drain c u rrent (a) power derating, junction-to-case 0 4 8 12 16 20 0 25 50 75 100 125 150 t c - case temperat u re (c) po w er ( w ) power derating, junction-to-ambient 0.0 0.4 0.8 1.2 1.6 2.0 0 25 50 75 100 125 150 t a -am b ient temperat u re (c) po w er ( w )
www.vishay.com 6 document number: 65366 s09-2113-rev. a, 12-oct-09 vishay siliconix si7288dp new product typical characteristics 25 c, unless otherwise noted vishay siliconix maintains worldwide manufacturing capability. products may be manufactured at one of several qualified locatio ns. reliability data for silicon technology and package reliability represent a composite of all qualified locations. for related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?65366 . normalized thermal transient im pedance, junction-to-ambient 10 -3 10 -2 1 10 1000 10 -1 10 -4 100 0.2 0.1 s qu are w a v ep u lse d u ration (s) n ormalized effecti v e transient thermal impedance 1 0.1 0.01 t 1 t 2 n otes: p dm 1. d u ty cycle, d = 2. per unit base = r thja = 80 c/ w 3. t jm -t a =p dm z thja (t) t 1 t 2 4. s u rface mo u nted d u ty cycle = 0.5 single p u lse 0.02 0.05 normalized thermal transient impedance, junction-to-case 10 -3 10 -2 0 1 1 10 -1 10 -4 0.2 0.1 d u ty cycle = 0.5 s qu are w a v ep u lse d u ration (s) n ormalized effecti v e transient thermal impedance 1 0.1 0.01 0.05 single p u lse 0.02
document number: 71655 www.vishay.com revison: 15-feb-10 1 package information vishay siliconix powerpak ? so-8, (single/dual) millimeters inches dim. min. nom. max. min. nom. max. a 0.97 1.04 1.12 0.038 0.041 0.044 a1 0.00 - 0.05 0.000 - 0.002 b 0.33 0.41 0.51 0.013 0.016 0.020 c 0.23 0.28 0.33 0.009 0.011 0.013 d 5.05 5.15 5.26 0.199 0.203 0.207 d1 4.80 4.90 5.00 0.189 0.193 0.197 d2 3.56 3.76 3.91 0.140 0.148 0.154 d3 1.32 1.50 1.68 0.052 0.059 0.066 d4 0.57 typ. 0.0225 typ. d5 3.98 typ. 0.157 typ. e 6.05 6.15 6.25 0.238 0.242 0.246 e1 5.79 5.89 5.99 0.228 0.232 0.236 e2 3.48 3.66 3.84 0.137 0.144 0.151 e3 3.68 3.78 3.91 0.145 0.149 0.154 e4 0.75 typ. 0.030 typ. e 1.27 bsc 0.050 bsc k 1.27 typ. 0.050 typ. k1 0.56 - - 0.022 - - h 0.51 0.61 0.71 0.020 0.024 0.028 l 0.51 0.61 0.71 0.020 0.024 0.028 l1 0.06 0.13 0.20 0.002 0.005 0.008 0 - 12 0 - 12 w 0.15 0.25 0.36 0.006 0.010 0.014 m 0.125 typ. 0.005 typ. ecn: t10-0055-rev. j, 15-feb-10 dwg: 5881 3. dimensions exclusive of mold flash and cutting burrs. 1. notes 2 inch will govern. dimensions exclusive of mold gate burrs. backside view of single pad backside view of dual pad detail z d d1 d2 c a e1 d1 e2 d2 e b 1 2 3 4 h 4 3 2 1 1 2 3 4 b l d2 d3(2x) z a1 k1 k d e w l1 d5 e3 d4 e4 e4 k l h e2 d4 d5 m e3 0.150 0.008 2 2
vishay siliconix an821 document number 71622 28-feb-06 www.vishay.com 1 powerpak ? so-8 mounting and thermal considerations wharton mcdaniel mosfets for switching applic ations are now available with die on resistances around 1 m and with the capability to handle 85 a. while these die capabilities represent a major advance over what was available just a few years ago, it is important for power mosfet packaging technology to keep pace. it should be obvi- ous that degradation of a high performance die by the package is undesir able. powerpak is a new package technology that addresses these issues. in this appli- cation note, powerpak?s co nstruction is described. following this mounting in formation is presented including land patterns and soldering profiles for max- imum reliability. finally, ther mal and electrical perfor- mance is discussed. the powerpak package the powerpak package was developed around the so-8 package (figure 1) . the powerpak so-8 uti- lizes the same footprint and the same pin-outs as the standard so-8. th is allows powerpak to be substi- tuted directly for a standard so-8 package. being a leadless package, powerpak so-8 utilizes the entire so-8 footprint, freeing space normally occupied by the leads, and thus allowing it to hold a larger die than a standard so-8. in fact, this larger die is slightly larger than a full sized dpak die. th e bottom of the die attach pad is exposed for the purpose of providing a direct, low resistance thermal path to the substrate the device is mounted on. finally, the package height is lower than the standard so-8, making it an excellent choice for applications with space constraints. powerpak so-8 single mounting the powerpak single is simple to use. the pin arrangement (drain, source, gate pins) and the pin dimensions are the same as standard so-8 devices (see figure 2). therefor e, the powerpak connection pads match directly to those of the so-8. the only dif- ference is the extended drain connection area. to take immediate advantage of the powerpak so-8 single devices, they can be mounted to existing so-8 land patterns. the minimum land pattern recommended to take full advantage of the powerpak thermal performance see application note 826, recommended minimum pad patterns with outline draw ing access for vishay sili- conix mosfets . click on the powerpak so-8 single in the index of this document. in this figure, the drain land pattern is given to make full contact to the drain pa d on the powerpak package. this land pattern can be extended to the left, right, and top of the drawn pattern. this ex tension will serve to increase the heat dissipation by decreasing the ther- mal resistance from the foot of the powerpak to the pc board and therefore to the ambient. note that increasing the drain land area beyond a certain point will yield little decrease in foot-to-board and foot-to- ambient thermal resistance. under specific conditions of board configuration, copper weight and layer stack, experiments have found that more than about 0.25 to 0.5 in 2 of additional copper (in addition to the drain land) will yield little improv ement in thermal perfor- mance. figure 1. powerpak 1212 devices figure 2. standard so- 8 po w erpak so- 8
www.vishay.com 2 document number 71622 28-feb-06 vishay siliconix an821 powerpak so-8 dual the pin arrangement (drain, source, gate pins) and the pin dimensions of the po werpak so-8 dual are the same as standard so-8 dual devices. therefore, the powerpak device connection pads match directly to those of the so-8. as in the single-channel package, the only exception is the extended drain connection area. manufacturers can likewise take immediate advantage of the powerpak so-8 dual devices by mounting them to existing so-8 dual land patterns. to take the advantage of the dual powerpak so-8?s thermal performance, the minimum recommended land pattern can be found in application note 826, recommended minimum pad patterns with outline drawing access for vishay siliconix mosfets . click on the powerpak 1212-8 dual in the index of this doc- ument. the gap between the two drain pads is 24 mils. this matches the spacing of the two drain pads on the pow- erpak so-8 dual package. reflow soldering vishay siliconix surface- mount packages meet solder reflow reliability requirement s. devices are subjected to solder reflow as a test preconditioning and are then reliability-tested using tem perature cycle, bias humid- ity, hast, or pressure pot. the solder reflow tempera- ture profile used, and the temperatures and time duration, are shown in figures 3 and 4. for the lead (pb)-free solder profile, see http:// www.vishay.com/doc?73257. ramp-up rate + 6 c /second maximum temperature at 155 15 c 120 seconds maximum temperature above 180 c 70 - 180 seconds maximum temperature 240 + 5/- 0 c time at maximum temperature 20 - 40 seconds ramp-down rate + 6 c/second maximum figure 3. solder reflow temperature profile figure 3. solder reflow temperatures and time durations 210 - 220 c 3 c(max) 4 c/s (max) 10 s (max) 1 8 3 c 50 s (max) reflo w zone 60 s (min) pre-heating zone 3 c(max) 140 - 170 c maxim u m peak temperat u re at 240 c is allo w ed.
vishay siliconix an821 document number 71622 28-feb-06 www.vishay.com 3 thermal performance introduction a basic measure of a device?s thermal performance is the junction-to-case thermal resistance, r jc , or the junction-to-foot thermal resistance, r jf . this parameter is measured for the device mounted to an infinite heat sink and is therefore a char acterization of the device only, in other words, independent of the properties of the object to which the device is mounted. table 1 shows a comparison of the dpak, powerpak so-8, and stan- dard so-8. the powerpak has thermal performance equivalent to the dpak, while having an or der of magni- tude better thermal performance over the so-8. thermal performance on standard so-8 pad pattern because of the common fo otprint, a powerpak so-8 can be mounted on an existing standard so-8 pad pat- tern. the question then arises as to the thermal perfor- mance of the powerpak devi ce under these conditions. a characterization was made comparing a standard so-8 and a powerpak device on a board with a trough cut out underneath the powerpak drai n pad. this configuration restricted the heat flow to the so-8 land pads. the results are shown in figure 5. because of the presence of the trough, this result sug- gests a minimum performance improvement of 10 c/w by using a powerpak so-8 in a standard so-8 pc board mount. the only concern when mounting a powerpak on a standard so-8 pad pattern is that there should be no traces running between the body of the mosfet. where the standard so-8 body is spaced away from the pc board, allowing traces to run underneath, the power- pak sits directly on the pc board. thermal performance - spreading copper designers may add additional copper, spreading cop- per, to the drain pad to aid in conducting heat from a device. it is helpful to have some information about the thermal performance for a given area of spreading cop- per. figure 6 shows the thermal resistance of a powerpak so-8 device mounted on a 2-in. 2-in., four-layer fr-4 pc board. the two internal layers and the backside layer are solid copper. the internal layers were chosen as solid copper to model the large power and ground planes common in many applications. the top layer was cut back to a smaller area and at each step junction-to- ambient thermal resistance measurements were taken. the results indicate that an area above 0.3 to 0.4 square inches of spreading copper gives no additional thermal performance improvement. a subsequent experiment was run where the copper on the back-side was reduced, first to 50 % in stripes to mimic circuit traces, and then totally removed. no significant effect was observed. table 1. dpak and powerpak so-8 equivalent steady state performance dpak powerpak so-8 standard so-8 thermal resistance r jc 1.2 c/w 1.0 c/w 16 c/w figure 5. powerpak so-8 and standard so-0 land pad thermal path si4 8 74dy v s. si7446dp ppak on a 4-layer board so- 8 pattern, tro u gh under drain p u lse d u ration (sec) ) s t t a w / c ( e c n a d e p m i 0.0001 0 1 50 60 10 10000 0.01 40 20 si4 8 74dy si7446dp 100 30 figure 6. spreading copper junction- to-ambient performance r th v s. spreading copper (0 % , 50 % , 100 % back copper) ) s t t a w / c ( e c n a d e p m i 0.00 56 51 46 41 36 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 0 % 50 % 100 %
www.vishay.com 4 document number 71622 28-feb-06 vishay siliconix an821 system and electrical impact of powerpak so-8 in any design, one must take into account the change in mosfet r ds(on) with temperature (figure 7). a mosfet generates internal heat due to the current passing through the channel. this self-heating raises the junction temperature of the device above that of the pc board to which it is mounted, causing increased power dissipation in the device. a major source of this problem lies in the large values of the junction-to-foot thermal resistance of the so-8 package. powerpak so-8 minimizes the junction-to-board ther- mal resistance to where the mosfet die temperature is very close to the temperature of the pc board. consider two devices mounted on a pc board heated to 105 c by other components on the board (figure 8). suppose each device is dissipating 2.7 w. using the junction-to-foot thermal resistance characteristics of the powerpak so-8 and the standard so-8, the die tem- perature is determined to be 107 c for the powerpak (and for dpak) and 148 c for the standard so-8. this is a 2 c rise above the board temperature for the pow- erpak and a 43 c rise for the standard so-8. referring to figure 7, a 2 c difference has minimal effect on r ds(on) whereas a 43c difference has a significant effect on r ds(on) . minimizing the thermal rise above the board tempera- ture by using powerpak has not only eased the thermal design but it has allowed the device to run cooler, keep r ds(on) low, and permits the device to handle more cur- rent than the same mosfet die in the standard so-8 package. conclusions powerpak so-8 has been shown to have the same thermal performance as the dpak package while hav- ing the same footprint as the standard so-8 package. the powerpak so-8 can hold larger die approximately equal in size to the maximum that the dpak can accom- modate implying no sacrifice in performance because of package limitations. recommended powerpak so-8 land patterns are pro- vided to aid in pc board layout for designs using this new package. thermal considerations have indicated that significant advantages can be gained by us ing powerpak so-8 devices in designs where the pc board was laid out for the standard so-8. applications experimental data gave thermal performance data showing minimum and typical thermal performance in a so-8 environment, plus infor- mation on the optimum thermal performance obtainable including spreading copper. this further emphasized the dpak equivalency. powerpak so-8 therefore has the desired small size characteristics of the so-8 combined with the attractive thermal characteristics of the dpak package. figure 7. mosfet r ds(on) vs. temperature figure 8. temperature of devices on a pc board 0.6 0. 8 1.0 1.2 1.4 1.6 1. 8 - 50 - 25 0 25 50 75 100 125 150 v gs = 10 v i d = 23 a on-resistance v s. j u nction temperat u re t j - j u nction temperat u re (c) ) d e z i l a m r o n ( ( e c n a t s i s e r - n o - r ) n o ( s d ) 0. 8 c/ w 107 c po w erpak so- 8 16 c/ w 14 8 c standard so- 8 pc board at 105 c
application note 826 vishay siliconix www.vishay.com document number: 72600 16 revision: 21-jan-08 application note recommended minimum pads for powerpak ? so-8 dual 0.174 (4.42) recommended mi nimum pads dimensions in inches/(mm) 0.260 (6.61) 0.024 (0.61) 0.065 (1.65) 0.150 (3.81) 0.050 (1.27) 0.050 (1.27) 0.032 (0.82) 0.040 (1.02) 0.026 (0.66) 0.154 (3.91) 0.065 (1.65) 0.024 (0.61) return to index return to index
document number: 91 000 www.vishay.com revision: 11-mar-11 1 disclaimer legal disclaimer notice vishay all product, product specifications and data ar e subject to change without notice to improve reliability, function or design or otherwise. vishay intertechnology, inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectivel y, vishay), disclaim any and all liability fo r any errors, inaccuracies or incompleteness contained in any datasheet or in any o ther disclosure relating to any product. vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. to the maximum extent permitted by applicab le law, vishay disc laims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, incl uding without limitation specia l, consequential or incidental dama ges, and (iii) any and all impl ied warranties, including warran ties of fitness for particular purpose, non-infringement and merchantability. statements regarding the suitability of pro ducts for certain types of applications are based on vishays knowledge of typical requirements that are often placed on vishay products in gene ric applications. such statements are not binding statements about the suitability of products for a partic ular application. it is the customers responsibility to validate that a particu lar product with the properties described in th e product specification is su itable for use in a particul ar application. parameters provided in datasheets an d/or specifications may vary in different applications and perfo rmance may vary over time. all operating parameters, including typical pa rameters, must be validated for each customer application by the customers technical experts. product specifications do not expand or otherwise modify vishays term s and conditions of purchase, including but not limited to the warranty expressed therein. except as expressly indicated in writing, vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the vishay product co uld result in person al injury or death. customers using or selling vishay products not expressly indicated for use in such applications do so at their own risk and agr ee to fully indemnify and hold vishay and it s distributors harmless from and against an y and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that vis hay or its distributor was negligent regarding the design or manufact ure of the part. please contact authorized vishay personnel t o obtain written terms and conditions regarding products designed fo r such applications. no license, express or implied, by estoppel or otherwise, to any intelle ctual property rights is gran ted by this document or by any conduct of vishay. product names and markings noted herein may be trademarks of their respective owners.

▲Up To Search▲

Price & Availability of SI7288DP-T1-GE3

	To Download SI7288DP-T1-GE3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .