![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
product specification for lcm customer: model no: I2501-6IGN9624B accepted by: approved by: checked by: organized by: approval for specifications only approval for specifications and sample note: 1. version of specifications : 1 2. others: rohs compliment i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t O O O I I I ? ? ? taiwan 1f, #15, lane 75, min chuan e. rd., sec 3, taipei, taiwan. tel +886-2-25175115 fax +886-2-25175099 china 5f dongwu commerical bldg., lanshan rd., north dist rict, hi-tech industrial park, shenzhen, prc. tel + 86-755-86154466 fax +86-755-86154366 korea rm 1201, it mirae tower, 60-21, gasan-dong, geumche on-gu, seoul, 153-801, korea tel + 82-2-2027-5391~2 fax +82-2-2027-5393 l ll l long 200 9 . 0 1 .25 vicky vicky vicky vicky 2009 .0 1.25 vicky vicky vicky vicky 2009 .0 1.25 free datasheet http:///
i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 2/45 version date contents 1 09/01/25 initial release free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 3/45 contents 1. mechanical specification 2. maximum ratings 3. electrical characteristics 4. optical characteristics 5. interface 6. timing characteristics 7. power on/off sequence 8. block diagram 9. backlight 10. reliability free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 4/45 1. mechanical specification item standard value unit display size 2.5 inch module dimension 43.3(w)*60.6(h)*2.70(d) mm active area 37.44(w)*49.92(h) mm number of dots 960(rgb)*240 delta type dot surface treatment clear - display mode transmissive type, positive mode - viewing direction 6h - approx. weight tbd g various color display 16.7m color - brightness 250 cd/m 2 backlight type 2-led serial backlight color white free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 5/45 free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 6/45 2. maximum ratings if the operating condition exceeds the following ab solute maximum ratings, the tft lcd module may be damaged permanently. pgnd=vss=0v, ta=25 item symbol values unit condition min. max. power voltage vdd - 0.5 3.6 v pvdd - 0.5 3.6 v input signal voltage vcom - 2.9 5.2 v digital input voltage v in - 0.3 vdd+0.3 v storage temperature t st -25 80 operating temperature t op 0 60 maximum clock frequency fmax -- 30 mh z humidity - - 90 %rh note1 note1 : t a 40 without dewing free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 7/45 3. electrical characteristics a. typical operating conditions item symbol values uni t remark min. typ. max. supply voltage for source driver vdd 3.0 3.3 3.6 v supply voltage for gate driver pvdd 3.0 3.3 3.6 h level vgh 14 16 19.5 v note3-1 l level vgl -7.5 -6 -4 v note3-1 digital input voltage h level v ih vdd-0.4 - vdd v l level v il 0 - vdd+0.4 v digital output voltage h level voh 0.7vdd - vdd v l level vol 0 - 0.3vdd v vcom v comac - +4.5 +4.8 vp-p ac component of vcom v comdc - 0.24 - v note 3-1 : vgh and vgl supplied by internal setup c ircuit. b. current consumption parameter symbol condition typ. max. unit remark current for fog idd vdd=+3.3v 6.2 12.4 ma note1 current for lcm pidd pvdd1=+3.3v 35.0 70.0 ma note2 note 1: fog means lcm without b/l unit note 2: the test conditions is by reference applica tion note as below free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 8/45 4. optical characteristics the following items are measured under stable condi tions. the optical characteristics should be measured in a dark room or equivalent state with the methods shown in note1,2,3. item symbol condition min typ max unit remark response time t r =0 - 20 30 ms note 4,6 t f - 10 15 ms contrast ratio cr at optimized viewing angle 200 300 - - note 5,6 viewing angle hor. top cr R 10 40 45 - degree note 6,7 bottom 20 55 - ver. left 45 65 - right 45 65 - white chromaticity shift x =0 ( 0.26 ) ( 0.31 ) ( 0.36 ) - y ( 0.28 ) ( 0.33 ) ( 0.38 ) brightness =0 200 250 - cd/m 2 note 1 : ambient temperature =25 note 2 : to be measured in the dark room. note 3 : to be measured on the center area of panel with a field angle of 1 by topcon luminance meter bm-7, after 10minutes ope ration. note 4 : definition of response time the output signals of photo detector are mea sured when the input signals are changed from black to white (falling time ) and from white to black (rising time), respectively. the response time is defined as the time int erval between the 10% and 90% of amplitudes. refer to figure as below. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 9/45 note 5 : definition of contrast ratio contrast ratio is calculated with the follo wing formula. contrast ratio (cr) = brightness measured when lcd is at white state brightness measured when lcd is at black state note 6 : white vi=vi 50 +1.5v black vi=vi 50 2.0v means that the analog input signal swings in pha se with com signal. + means that the analog input signal swings out o f phase with com signal. vi 50 : the analog input voltage when transmission is 50 %. the 100% transmission is defined as the transmissio n of lcd panel when all the input terminals of module are electrically opened. note 7 : definition of viewing angle refer to the figure as below. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 10/45 5. interface pin symbol i/o function remark 1 vcom i common electrode driving voltage note5-1 2 cs i serial command enable 3 sda i serial command data input 4 scl i serial command clock input 5 hsync i horizontal sync input note5-6 6 vsync i vertical sync input note5-7 7 dclk i data clock input note5-8 8 d7 i data input : msb 9 d6 i data input 10 d5 i data input 11 d4 i data input 12 d3 i data input 13 d2 i data input 14 d1 i data input 15 d0 i data input 16 dgnd p ground terminal in the logic circuit 17 vdd p system power note5-3 18 vddio p digital voltage input 19 dvdd c charge pump power gnd note5-2 20 v1 c charge pump power gnd 21 v2 c charge pump power gnd 22 v3 c charge pump power gnd free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 11/45 23 v4 c charge pump power gnd note5-2 24 vdd2 c charge pump power gnd 25 v5 c charge pump power gnd 26 v6 c charge pump power gnd 27 vdd3 c charge pump power gnd 28 vdd5 c charge pump power gnd note5-2 29 v7 c charge pump power gnd 30 v8 c charge pump power gnd 31 vgh c serial communication clock input 32 vgl c horizontal sync input 33 agnd p ground terminal in the analog circuit 34 frp o frame polarity output for vcom 35 comdc o vcom dc voltage output pin 36 vcac c power setting note5-2 37 drv o vled boost transistor for vcom ac note5-4 38 vled p led power anode 39 fb p led power cathode note5-5 40 vcom i common electrode driving voltage note5-1 i : input o : output p : power i/o : serial communication data input/output c : capacitor free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 12/45 note 5-1:vcom=+4.8 vp-p.(typ.) note 5-2: the external capacitor is required on tho se pins as following. symbol capacitor no. part standard notes capacitance voltage vgh c11 4.7uf 25v over vgl c12 4.7uf 16v over vcac c10 4.7uf 10v over dvdd c6 4.7uf 6.3v over vdd/avdd c5 4.7uf 6.3v over c1p c1 2.2uf 10v over c1m c2p c2 2.2uf 10v over c2m c3p c3 2.2uf 16v over c3m c4p c4 2.2uf 16v over c4m vint1 c7 4.7uf 10v over vint2 c8 4.7uf 16v over vint3 c9 4.7uf 25v over frp/vcomdc c13 4.7uf 10v over note 5-3: vdd, vddio=+3.3v (typ.) note 5-4: outputs the control signal of switching r egulator for led. duty cycle varies according to fb input voltage note 5-5: feedback signal of switching signal for l ed. it controls drv output duty cycle with 0.6v input l evel sense. note 5-6: horizontal sync signal, it is a low act ive signal. note 5-7: vertical sync signal, it is a low activ e signal. note 5-8: dot clock signal for rgb interface, timin g for data loading defined at rising edge. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 13/45 6. timing characteristics 6.1. input timing ac characteristics free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 14/45 parameter symbol min. typ. max. unit conditions time that the hsd to clkin thc - - 1 clkin hsd period time th 60 63.56 67 us vsd setup time tvst 12 - - ns vsd hold time tvhd 12 - - ns hsd setup time thst 12 - - ns hsd hold time thhd 12 - - ns data setup time tdsu 12 - - ns dr0~dr7, dg0~dg7, db0~db7 to clkin data hold time tdhd 12 - - ns dr0~dr7, dg0~dg7, db0~db7 to clkin time that vsd to 1st gate output tstv 0 21 31 h @ 8 - bit rgb, 8 - bit dummy rgb ntsc, and parallel rgb, delay by vblk setting. time that ccir_v to 1st gate output tstv 0 22 31 h @ccir656 ntsc, delay by vblk setting. time that ccir_v to 1st gate output tstv 3 24 34 h @8 - bit dummy rgb & ccir656 pal, delay by vblk setting. source output setting time (*1) tst - - 8 us r= tb d kohm , c= tbd pf 10% 90% gate output setting time (*1) tstg - 0.5 1 us r= tbd kohm , c= tbd pf 10% 90% vcom setting time (*1) tst,vcom - - 9 us r= tbd kohm , c= tbd nf 10% 90% time that hsd width twh 1 - - clkin ps. (*1) test condition: when the tested signal is changed from vo, min to v o, max, the time that is from the start of change to the time that the swing voltage at point b is le ss than +/- 20 mv is called the setting time of the tested signal. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 15/45 6.2. input timing format ups051/ups052(ntsc/pal)/ccir656/yuv/parallel rgb in put time chart 6.3. ups051 interface timing characteristic (vdd=+3.0 to +3.6v, vss=0v) parameter symbol min. typ. max. unit clkin frequency fclkin 12.5 27 27.19 mh z hsd period th 1024 1716 1728 clkin hsd display period thd 960 clkin h sd back porch thbp 84 100 115 clkin hsd front porch thfp 14 686 718 clkin hsd pulse width thsw 1 1 thbp - 1 clkin vsd period time tv 242.5 262.5 450.5 h vertical display area tvd 240 h vsd back porch odd tvbp 1 21 31 h even 1.5 21.5 31.5 vsd front porch odd tvfp 1.5 1.5 179.5 h even 1 1 179 vsd pulse width tvsw 1 1 6 h 1 frame 485 525 901 h free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 16/45 6.4. ups052 interface timing characteristic a . ups052 (320mode/ntsc/24.535mhz) time specifications (vdd=+3.0 to +3.6v, vss=0v) parameter symbol min. typ. max. unit clkin frequency fclkin 20.45 24.535 30 mh z hsd period th 1306 1560 1907 clkin hsd display period thd 1280 clkin hsd back porch thbp 3 241 255 clkin hsd front porch thfp 25 39 372 clkin hsd pulse width thsw 1 1 200 clkin vsd period tim e tv 242.5 262.5 450.5 h vertical display area tvd 240 h vsd back porch odd tvbp 1 21 31 h even 1.5 21.5 31.5 vsd front porch odd tvfp 1.5 1.5 179.5 h even 1 1 179 vsd pulse width tvsw 1 1 6 h 1 frame 485 525 901 h b . ups052 (320mode/pal/24.375mhz) time specifications (vdd=+3.0 to +3.6v, vss=0v) parameter symbol min. typ. max. unit clkin frequency fclkin 20.45 24.375 30 mh z hsd period th 1306 1560 1907 clkin hsd display period thd 1280 clkin hsd back porch thbp 3 241 255 clkin hsd f ront porch thfp 25 39 385 clkin hsd pulse width thsw 1 1 200 clkin vsd period time tv 292.5 312.5 450.5 h vertical display area tvd 288 h vsd back porch odd tvbp 3 23 34 h even 3.5 23.5 34.5 vsd front porch odd tvfp 1.5 1.5 128.5 h even 1 1 1 28 vsd pulse width tvsw 1 1 6 h 1 frame 585 625 901 h free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 17/45 c.ups052 (360mode/ntsc/ 27mhz) time specifications (vdd=+3.0 to +3.6v, vss=0v) parameter symbol min. typ. max. unit clkin frequency fclkin 23 27 30 mh z hsd period th 1466 1716 1907 clkin h sd display period thd 1440 clkin hsd back porch thbp 3 241 255 clkin hsd front porch thfp 25 35 312 clkin hsd pulse width thsw 1 1 200 clkin vsd period time tv 242.5 262.5 450.5 h vertical display area tvd 240 h vsd back porch odd tvbp 1 21 31 h e ven 1.5 21.5 31.5 vsd front porch odd tvfp 1.5 1.5 179.5 h even 1 1 179 vsd pulse width tvsw 1 1 6 h 1 frame 485 525 901 h d.ups052 (360mode/pal/ 27mhz) time specifications (vdd=+3.0 to +3.6v, vss=0v) parameter symbol min. typ. max. unit cl kin frequency fclkin 23 27 30 mh z hsd period th 1466 1728 1920 clkin hsd display period thd 1440 clkin hsd back porch thbp 3 241 255 clkin hsd front porch thfp 25 47 255 clkin hsd pulse width thsw 1 1 200 clkin vsd period time tv 292.5 312.5 450.5 h vertical display area tvd 288 h vsd back porch odd tvbp 3 23 34 h even 3.5 23.5 34.5 vsd front porch odd tvfp 1.5 1.5 128.5 h even 1 1 128 vsd pulse width tvsw 1 1 6 h 1 frame 585 625 901 h free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 18/45 6.5. ccir 656 vertical timing characteristic a.ntsc mode f h v 1 even field eav blan king 0 odd field sav acive video b.pal mode f h v 1 even field eav blan king 0 odd field sav acive video free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 19/45 6.6. yuv720 and yvu640 input timing a.yuv720 mode(ntsc input timing) parameter symbol min. typ. max. unit clkin frequency fclkin -- 27 -- mh z hsd period th -- 1716 -- clkin hsd display period thd 1440 clkin hsd back porch thbp -- 240 -- clkin hsd front porch thfp -- 36 -- clkin hsd pulse width thsw -- 1 -- clkin vsd period time tv -- 262. 5 -- h vertical display area tvd 240 h vsd back porch odd tvbp -- 21 -- h even -- 21.5 -- vsd front porch odd tvfp -- 1.5 -- h even -- 1 -- vsd pulse width tvsw -- 1 -- h 1 frame -- 525 -- h b.yuv720 mode(pal input timing) parameter sy mbol min. typ. max. unit clkin frequency fclkin -- 27 -- mh z hsd period th -- 1728 -- clkin hsd display period thd 1440 clkin hsd back porch thbp -- 240 -- clkin hsd front porch thfp -- 48 -- clkin hsd pulse width thsw -- 1 -- clkin vsd period t ime tv -- 312.5 -- h vertical display area tvd 288 h vsd back porch odd tvbp -- 24 -- h even -- 24.5 -- vsd front porch odd tvfp -- 0.5 -- h even -- 0 -- vsd pulse width tvsw -- 1 -- h 1 frame -- 625 -- h free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 20/45 c.yuv640 mode(ntsc input timing) parameter symbol min. typ. max. unit clkin frequency fclkin -- 24.535 -- mh z hsd period th -- 1560 -- clkin hsd display period thd 1280 clkin hsd back porch thbp -- 240 -- clkin hsd front porch thfp -- 40 -- clkin hsd pulse width thsw -- 1 -- cl kin vsd period time tv -- 262.5 -- h vertical display area tvd 240 h vsd back porch odd tvbp -- 21 -- h even -- 21.5 -- vsd front porch odd tvfp -- 1.5 -- h even -- 1 -- vsd pulse width tvsw -- 1 -- h 1 frame -- 525 -- h d.yuv640 mode(pal input timing) parameter symbol min. typ. max. unit clkin frequency fclkin -- 24.375 -- mh z hsd period th -- 1560 -- clkin hsd display period thd 1280 clkin hsd back porch thbp -- 240 -- clkin hsd front porch thfp -- 40 -- clkin hsd pulse width t hsw -- 1 -- clkin vsd period time tv -- 312.5 -- h vertical display area tvd 288 h vsd back porch odd tvbp -- 24 -- h even -- 24.5 -- vsd front porch odd tvfp -- 0.5 -- h even -- 0 -- vsd pulse width tvsw -- 1 -- h 1 frame -- 625 -- h free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 21/45 6.7. parallel rgb input timing parameter symbol min. typ. max. unit clkin frequency fclkin -- 6,2 7,5 mh z hsd period th -- 390 -- clkin hsd display period thd 320 clkin hsd back porch thbp 40 61 -- clkin hsd front porch thfp -- 9 -- clkin hsd pulse width thsw -- 1 -- clkin vsd period time tv -- 262.5 -- h vertical display area tvd 240 h vsd back porch odd tvbp -- 21 -- h even -- 21.5 -- vsd front porch odd tvfp -- 1.5 -- h even -- 1 -- vsd pulse width tvsw -- 1 -- h 1 frame -- 525 -- h 6.8. data input format a .ups051/ups052/yuv mode free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 22/45 b. parallel rgb mode c.ccir mode free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 23/45 6.9. internal register description the 3-wire cpu serial interface is used and set to the data writing in these internal registers. each serial command consists of 16 bits of data that is loaded one bit a time at the rising edge of serial clock spck. command loading o peration starts from the falling edge of spenb and is completed at the next rising edge of s penb 3 wire serial command format serial control timing item symbol min. typ. max. unit spenb input setup time ts0 50 -- -- ns serial data input setup time ts1 50 -- -- ns spenb input hold time th0 50 -- -- ns serial data input hold time th1 50 -- -- ns spck pulse high width twh1 50 -- -- ns spck pulse low width twl1 50 -- -- ns spenb pulse high width tw2 400 -- -- ns free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 24/45 register summary 3-wire register table notes: 1. when rstb is low, all registers reset to default values. 2. serial commands are executed at next vsd signal. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 25/45 register description (3 wire) r0-vcom_ac(r0[3:0]:common voltage ac level selectio n register register address register data (default) r0 a6 r/w a5 a4 a3 a2 a1 a0 d7 d6 d5 d4 d3 d2 d1 d0 0 0 0 0 0 0 0 0 y-cbcr (0) ccir601 (0) x x vcom_ac (0110) d3 d2 d1 d0 voltage(v) 0 0 0 0 3.6 0 0 0 1 3.7 0 0 1 0 3.8 0 0 1 1 3.9 0 1 0 0 4.0 0 1 0 1 4.1 0 1 1 0 4.2(default) 0 1 1 1 4.3 1 0 0 0 4.4 1 0 0 1 4.5 1 0 1 0 4.6 1 0 1 1 4.7 1 0 x x 4.8 note : the default value will change by vcomdc trim function r0-ccir601(r0[6]) : ccir601 input timing selection ccir601 function 0 disable ccir601 (default) 1 enable ccir601 (please refer to the table of r4(sel ) for detail description free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 26/45 r0-y_cbcr(r0[7]) y&cbcr exchange position (only valid for 8-bit inpu t yuv640/yuv720) r1-vcom_dc(r1[5:0]) : common voltage dc level selec tion (20mv/step) d5~d0 vcom dc level 00h 0.24 : : 21h 0.90 (default) : : 3fh 1.5 note : the default value will change by vcomdc trim function free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 27/45 r1-vcdce(r1[7]) : vcom_dc enable control d7 vc dce function 0 vcom_dc function disabled. the vcomdc pin is disabl ed. 1 vcom_dc function enabled. the vcomdc voltage follow s vcom_dc setting r3-brightness(r3[7:0]) setting accuracy 1bit/step d7~d0 brightness gain 00h dark. ( - 64) 40h center(0). (d efault) ffh bright. (+191) r4-hdir(r4[0]) : shift registers of source driver d irection selection d0 hdir function 0 shift from right to left. y0< - y1< - < - y959< - y960 1 shift from right to left. y0 - >y1 - > - >y959 - >y960 (default) r4-vdir (r4[1]) : gate driver output direction sele ction d1 vcdce function 0 shift from down to up. l0< - l1< - < - l239< - l240 1 shift from up to down. l0 - >l1 - > - >l2440 - >l240 (default) r4-ntsc/pal (r4[3:2]) : ntsc or pal input mode sele ction d3 d2 ntsc/pal mode 0 0 pal. 0 1 ntsc. 1 x auto detection. (default) free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 28/45 r4-sel (r4[5:4]) : input data timing format selecti on ccir601 yuv sel input timing format d5 d4 0 0 0 0 8 - bit rgb. (default) 0 0 0 1 8 - bit dummy rgb 320x240. 0 0 1 x 8 - bit dummy rgb 360x240. 0 1 x x ccir656 1 1 0 x yuv640 1 1 1 0 yuv720 r4-yuv (r4[6]) : yuv(ccir656) or rgb input selectio n d6 data format 0 rgb input. (default) 1 ccir656 / yuv640 / yuv720 input. r4-narrow (r4[7]) : normal display and narrow displ ay selection d7 function 0 no rmal display . (default) 1 narrow display. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 29/45 r5-stb (r5[0]) : standby (power saving) mode d0 stb function 0 standby mode . (default) 1 normal operation note : in standby mode, source driver output. vgh, vgl, and frp are all 0v. r5-shdb1 (r5[1]) : shut down for bank light power c onverter d1 shdb1 function 0 the back light power converter is off 1 the back light power converter is controlled by stb s power sequence (default) r5-shdb2 (r5[2]) : shut down for vgh/vgl charge pum p d1 shdb2 function 0 vgh/vgl charge pump is always off 1 vgh/vgl charge pump is controlled by stb s power on/off sequence. (default) r5-pwm_duty (r5[5:3]) : pwm duty cycle selection fo r back light power convert shdb1 function function d5 d4 d3 pwm duty cycle 0 0 0 55% 0 0 1 60% 0 1 0 65% 0 1 1 70%(default) 1 0 0 75% 1 0 1 80% 1 1 0 85% 1 1 1 90% r5-pwm_duty (r5[6]) : global reset d6 grb function 0 reset all registers to default value 1 normal operation. (default) free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 30/45 r5-drv_freq (r5[7]) : drv signal frequency setting d7 drv frequency 0 clkin/64. (default) 1 clkin/128 r6-vblk (r6[4:0]) vertical blanking setting for 8-bit rgb, 8-bit dumm y rgb&ccir656 for 8-bit rgb, 8-bit dummy rgb, ccir656, yuv640 and yuv720 ntsc mode, parallel rgb input mode (psel=low). d4~d0 vblk function unit 00h~03h 3. h 04h 4. 15h 31. (default) 1fh 31 for 8-bit dummy rgb,ccir656,yuv640 and yuv720 pal m ode.(vertical blanking+3) d4~d0 vblk function unit 00h 3. h 15h 24. (default) 1fh 34 r6led_current (r6[6:5]): led current adjustable fo r dc-dc feedback threshold voltage d6 ~d 5 vblk function 00 0.6v. (default) 01 0.75v 10 0.45v 11 0.3v free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 31/45 r6/r7hblk_en(r6[7]): hblk function enable hblk (r6[7:0]): horizontal blanking setting hblk_en d7~d0 hblk unit ntsc/pal mode x 32h 50 clkin(*) 8-bit rgb x 46h 70 x ffh 255 clkin(*) 8 - bit dummy rgb x xxh 240 clkin(*) yuv840, yuv720 1 00h~03h 3 clkin(*) 04h~255 4~255 0 x 61 clkin(*) parallel rgb 28h~ 4~63 *the frequency of clkin is different under differen t input timing r8bl_drv(r8[7:6]): backlight driving capability se tting d7 d6 bl_drv capability 0 0 normal capability (default) 0 1 2 times the normal capability 1 0 4 times the normal capability 1 1 8 times the normal capability r11-sopc(r11[1:0]): source output driving capabilit y selection free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 32/45 d1 d0 source driver capability 0 0 - 25% 0 1 normal. (default) 1 0 +25% 1 1 +50% r11-regsel(r11[7]) : source output driving capabili ty selection d7 regsel function 0 vcom dc[5:0 ] is read from mtp memory. (de fault) 1 vcom dc[5:0] is switch to the 3 - wire register memory when use want to adjust the vcomdc level for test propose. refer to the tr men control register for the proper mpt write operation. r12-clkinpol(r12[0]):clkin polarity selection d 0 clkinpol function 0 positive polarity. (default) 1 negative polarity r12-hdpol (r12[1]) : hsd polarity selection d 1 hdpol function 0 positive polarity. 1 negative polarity . (default) r12-hdpol (r12[2]) : vsd polarity selection d 2 v dpo l function 0 positive polarity. 1 negative polarity . (default) free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 33/45 r12-edpol (r12[3]) : den polarity selection d 3 ed po l function 0 positive polarity. (default) 1 negative polarity . r12-cbcr (r12[4]) : cb&cr exchange position (valid for ccir656 and yuv640/yuv720) d 4 cbcr function 0 c b - >y - >cr. (default) 1 c r - >y - >cb. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 34/45 r12-desel (r12[5]) : de mode selection d 5 d esel function 0 h v mode selected. (default) 1 d e mode selected. *desel only controls the hv and de mode at 8-bit du mmy rgb and parallel mode r12-pair (r2[7:6]) : vertical start time of odd/eve n frame 8-bit rgb / 8-bit dummy rgb ntsc / 8bit dummy rgb pal (*) parallel rgb input mode (psel=low) pair vblk unit d7 d6 x 0 21/21 (default) h(line) x 1 21/20 ccir656 / yuv640 / yuv720 ntsc / pal(**) pair vblk unit d7 d6 odd/even 0 0 22/22 (default) h(line) 0 1 22/23 1 0 23/22 1 1 23/23 (*)the typical value of vblk of 8-bit dummy rgb pal (24h) is different than 8-bit rbb/ 8-bit dummy rgb ntsc(21h) (**)the typical vaule of vblk of ccir656 pal (24h) is different than ccir656 ntsc(21h) note: v-blanking must be adjusted base on the input data free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 35/45 r13-contrast_b(r13[7:0]) : rgb contrast level setti ng, the gain changes (1/64)/bit d 7~ d 0 c o n t r a s t g a i n 0 0 h 0 4 0 h 1 ( d e f a u l t ) f f h 3 . 9 8 4 r14-sub contrast_r(r14[6:0]) : rgb sub-pixel contra st level setting, the gain changes (1/256)/bit d 6 ~ d 0 c o n t r a s t g a i n 0 0 h 0 .75 4 0 h 1 ( d e f a u l t ) 7 f h 1 .246 r15-sub brightness_r(r15[6:0]) : red sub-pixel brig htness level setting, setting accuracy : 1 step/bit d 6 ~ d 0 r brightness gain 0 0 h dark ( - 64) 4 0 h center (0) (default) 7 f h bright (+63) free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 36/45 r16-sub conrast_b(r16[6:0]) : blue sub-pixel contra st level setting, the gain changes(1/256)/bit d 6 ~ d 0 b contras t gain 0 0 h 0 .75 4 0 h 1 (default) 7 f h 1 .246 r17-sub brightness_b(r17[6:0]) : blue sub-pixel bri ghtness level setting, setting accuracty : 1step/bit d 6 ~ d 0 b brightness gain 0 0 h dark ( - 64) 4 0 h center (0) (default) 7 f h brightness (+63) r19-cf_sel(r0[3]) : color filter selection register c f_sel f unction 0 delta color filter. (default) 1 stripe color filter. r22-gamma 2.2(r22[2]) : select auto or manual gamma setting d2 gamma 2.2 function 0 manual set gamma by r23~r26 1 auto set to gamma 2.2 (default) free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 37/45 r23~r26 gma_v8 (r23[2:0]):gamma reference voltage v8 gma_v16 (r23[6:4]):gamma reference voltage v16; gma_v32 (r24[2:0]):gamma reference voltage v32; gma_v50 (r24[6:4]):gamma reference voltage v50; gma_v72 (r25[2:0]):gamma reference voltage v72; gma_v96 (r25[6:4]):gamma reference voltage v96; gma_v110 (r26[2:0]):gamma reference voltage v110; gma_v120 (r26[6:4]):gamma reference voltage v120; r85-inv_sel(r85[6]) : inversion selection d 6 i nv_sel function 0 o ne line inversion. (default) 1 c olumn inversion. r86-vgh_sel(r86[0:1]) : vgh voltage level selection d 1 d0 v gh sel function 0 0 [vgl]+9v. 0 1 [vgl]+10v. 1 0 [vgl]+11v. 1 1 [vgl ]+12v. (default) r87-vgh_sel(r87[0:1]) : vgh voltage level selection d 7 vghl enb function 0 v gh/vgl charge pump enable (default) 1 vgh/vgl charge pump disable, for external vgh/vgl a pplication *dont apply external power to vgh and vgl pad when shdb2=0 and vghl_enb=0 free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 38/45 7. power on/off sequence special care should be taken that the large current may cause a permanent damage to the lsi when voltage is applied to the lcd drive power supply terminals in the condition that the logic power supply terminals are floating. the following sequences are recommended from the po wer supply on to the image display. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 39/45 the following sequences are recommended from the im age display to the power supply off. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 40/45 8. block diagram 8.1 display color and gray scale reference 8.2 pixel arrangement and input pin connector no. free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 41/45 8.3 reference circuit for lcd module free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 42/45 8.4 reference application note free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 43/45 9. backlight 9.1 standard lamp styles (edge lighting type): the led chips are distributed over the edge light a rea of the illumination unit, which gives the less power consumption: 9.2 the main advantages of the led backlight are as following: the brightness of the backlight can simply be adjust ed. by a resistor or a potentiometer. 9.3 data about led backlight: item symbol values unit remark min. typ. max. led voltage vled 6.4 - 7.0 v led curren t i f - 25 - ma 2pcs led feedback voltage v fb 0.6 v note: 1. test instrument : bm-7 (distance=500mm ; field =1) 2. light source : led * 2white) 3. conditions : i f =25ma, vled=6.4v~7.0v 4. uniformity : (min. brightness / max. brightness) *1 00% 5. uniformity R 70% 9.4 measured method: p1 p2 p3 p4 p5 p6 p7 p8 p9 (effective spatial distribution) hole diameter1? ; 1 to 9per position measu red luminous free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 44/45 10. reliability 10.1 mttf the lcd module shall be designed to meet a minimum mttf value of 50,000 hours with normal condition. (25c in the room without sunligh t; not include lifetime of backlight). 10.2 tests no. item condition criterion 1 high tem perature operating +60 c 240hrs no defect of operational function in room temperature are allowable (235c). leakage current should be below double of initial value. 2 low temperature operating - 10 c 240hrs 3 high temperature non-operating +80c 240hrs 4 low temperature non-operating -25c 240hrs 5 high temperature / humidity non-operating 60 c ; 90%rh ; 240hrs 6 temperature shock non-operating - 2 0 c 70c (30min) (5min) (30min) 100 cycles 7 electro - static discharge test non-operating hbm: 2kv free datasheet http:/// i i i l l l l l l u u u m m m i i i n n n a a a n n n t t t I2501-6IGN9624B 45/45 8 vibration te st 5~500hz 0.015g2/hz, 2~5hz , 500~600hz 6db/oct, 1hr/axis(unit:case) 9 mechanical shock 100g,6ms, x, y, z 3times for each direction 10 vibration (with carton) random vibration 0.015g 2 /h z form 5~200h z -6db/octave from 200~500h z 11 drop (with carton) height : 60 1 corner,3edges,6surfaces note 1: test after 24 hours in room temperature (23 5c). note 2: the sampling above is individually for each reliability testing condition. note 3: the color fading of polarizing filter shoul d not care. note 4: all of the reliability testing chamber abov e, is using d.i. water. (min value:1.0 m\-cm) note 5: in case of malfunction defect caused by esd damage, if it would be recovered to normal state after resetting, it would be judged as a good part. free datasheet http:/// |
Price & Availability of I2501-6IGN9624B
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |