View TLD5085EJ1_4109326.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

automotive power datasheet rev. 1.1, 2009-12-16 tld5085ej 1.8a dc/dc step-down converter infineon ? power led driver
pg-dso-8 (e-pad) type package marking tld5085ej pg-dso-8 (e-pad) tld5085 datasheet 2 rev. 1.1, 2009-12-16 1.8a dc/dc step-down converter tld5085ej 1overview ? wide input voltage range from 4.75v to 45v ? constant current or constant voltage regulation ? drives leds in buck topology ? very low shutdown curren t consumption (typ. 0.1a) ? 370 khz switching frequency ?pwm dimming ? integrated power-switch (out put current up to 1.8a) ? internal soft-start function ? 2% output current tolerance ( 4% for full load current range) ? small thermally enhanced exposed heatslug package ? over temperature shutdown ? aec qualified ? green product (rohs compliant) description the tld5085ej is a smart led buck converter with an integr ated power-switch, capable of driving up to 1.8a load current with excellent line and load regulation. the main fu nction of this device is to step-down the input voltage and regulating a constant led current. the constant curr ent regulation is especially beneficial for led color accuracy and longer lifetime. the tld5085ej also has a pwm input which can be used for led dimming. the switching frequency of 370khz allows to use small and inexpensive passive componen ts. an enable function is implemented to reduce the shut-down cu rrent consumption to typ. 0.1a. this ic is suited for use in the harsh automotive environments and provides protection func tions such as current limitation and overtemperature shutdown. the integrated soft-start fe ature avoids a current and voltage over shot at the output during start-up of the device. applications ? automotive lighting (reading light, dome light, dashboard backlighting) ? high power led applications ? constant current and voltage source
datasheet 3 rev. 1.1, 2009-12-16 tld5085ej block diagram 2 block diagram figure 1 block diagram 8 2 gnd enable oscillator 7 4 buck converter 6 fb buo 3 comp tld5085 1 pwmi 5 bds en vs over temperature shutdown feedforward soft start ramp generator bandgap reference charge pump
tld5085ej pin configuration datasheet 4 rev. 1.1, 2009-12-16 3 pin configuration 3.1 pin assignment figure 2 pin configuration 3.2 pin definitions and functions pin symbol function 1pwmi pwm input for; provides led dimming option. if not used connect to vs. 2gnd ground; connect to system ground. 3 comp compensation input; frequency compensation fo r regulation loop stability. connect r and c networ k to pin for stability. 4fb feedback input; connect a defined power resistor (rfb=0.6v/il ed) to get the needed led output current. for adjustable output voltages connect this pin via a voltage divider in parallel to the output capacitor. 5bds buck driver supply input; connect the bootstrap capacitor between this pin and pin buo. 6buo buck switch output; source of the integrated power-switch. connect di rectly to the cathode of external freewheeling diode and the buck circuit inductance. 7en enable input; apply logic high signal to enable the device. a pull down resistor is integrated. 8vs supply voltage input; connect to supply voltage source. ep exposed pad; connect to heatsink area and gnd by low inductance wiring. gnd en comp buo vs 5 6 4 3 2 7 1 8 fb tld5085 pwmi bds s 08_ pinout _tld5085 .vsd ep
datasheet 5 rev. 1.1, 2009-12-16 tld5085ej general product characteristics 4 general product characteristics 4.1 absolute maximum ratings note: stresses above the ones listed here may cause perm anent damage to the device. exposure to absolute maximum rating conditions for extended periods may affect device reliability. note: integrated protection functions are designed to prevent ic destruction under fault conditions described in the data sheet. fault conditions are considered as ?outside? normal operating range. protection functions are not designed for continuous repetitive operation. absolute maximum ratings 1) t j = -40 c to +150 c; all voltages with respect to ground (unless otherwise specified) 1) not subject to production test, specified by design pos. parameter symbol limit values unit conditions min. max. voltages 4.1.1 pwmi (pin1) pwm input v pwmi -0.3 45 v ? 4.1.2 comp (pin 3) compensation input v comp -0.3 5.5 v ? 4.1.3 6.2 v t < 10s 2) 2) exposure to those absolute maximum ratings for extended periods of time ( t > 10s) may affect device reliability 4.1.4 fb (pin 4) feedback input v fb -0.3 5.5 v ? 4.1.5 bds (pin 5) buck driver supply input v bds v buo - 0.3 v buo + 5.5 v? 4.1.6 buo (pin 6) buck switch output v buo -2.0 v vs + 0.3 v ? 4.1.7 en (pin 7) enable input v en -40 45 v ? 4.1.8 vs (pin 8) supply voltage input v s -0.3 45 v ? temperatures 4.1.9 junction temperature t j -40 150 c? 4.1.10 storage temperature t stg -55 150 c? esd susceptibility 4.1.11 esd resistivity all pins to gnd v esd -2 2 kv hbm 3) 3) esd susceptibility hbm according to eia/jesd 22-a 114b (1.5k ? ,100pf).
tld5085ej general product characteristics datasheet 6 rev. 1.1, 2009-12-16 4.2 functional range note: within the functional range the ic operates as de scribed in the circuit description. the electrical characteristics are specifi ed within the conditions given in the re lated electrical ch aracteristics table. 4.3 thermal resistance note: this thermal data was generated in accordance with jedec jesd51 standards. for more information, go to www.jedec.org . pos. parameter symbol limit values unit conditions min. max. 4.2.1 supply voltage v s 4.75 45 v ? 4.2.2 output voltage adjust range v cc 0.60 16 v see figure 5 4.2.3 external buck inductor l bu 18 56 h see figure 5 and figure 6 4.2.4 external buck capacitor c bu1 33 120 f 4.2.5 external buck capacitor esr esr bu1 ?0.3 ? ? 1) 1) see section ? ?application information? on page 11 ? for loop compensation requirements. 4.2.6 junction temperature t j -40 150 c? pos. parameter symbol limit values unit conditions min. typ. max. 4.3.1 junction to case r thjc ??10k/w 1) 2) 1) not subject to production test, specified by design. 2) specified r thjc value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). ta=25c, power-switch is dissipating 1w. 4.3.2 junction to ambient (2s2p) r thja ?42?k/w 1) 3) 3) specified rthja value is according to jedec jesd51-2,-5,- 7 at natural convection on fr4 2s2p board; the product (chip+package) was simulated on a 76.2 x 114.3 x 1.5 mm boar d with 2 inner copper layers (2 x 70m cu, 2 x 35m cu). according to jesd51-5 a thermal via array under the exposed pad contacted the first inner copper layer. ta=25c, power- switch is dissipating 1w.
datasheet 7 rev. 1.1, 2009-12-16 tld5085ej buck regulator 5 buck regulator 5.1 description the gate of the power-switch is driven by the gate driver which is supplied by the ex ternal capacitor connected to pin bds (buck driver supply) using the bootstrap principle. bds is the supply pin for the integrated gate driver of the internal power-sw itch. the power-switch has to be in the r dson region. if v gs is not high enough, the power-switch can not operate in the r dson region, which means high power dissipation. an integrated under voltage lockout function (bds uv-comparator) supervising the ?bootstrap? capacitor voltage ensures that the device is always driven with a sufficient bootstrap voltage in order to prevent from extensive heat up of the power-switch. an integrated charge pump supports the gate driver in case of low input supply voltage , small differential voltage between input supply and output voltage at low current and during startup. in order to minimize emission, the charge pump is switched off if the input voltage is sufficient for supplying the bootstrap. the soft start function generates a defi ned ramp of the reference voltage duri ng the first 0.5 ms (typ.) after device initialization and if the device is au torestarting after a thermal shutdown. this function is disabled during the dimming operation via the pwmi-pin. figure 3 block diagram buck regulator ramp generator logic temp. sensor - + power switch bds charger charge pump comp 3 vs 8 buo 6 bds 5 pwmi 1 fb 4 gnd 2 overcurrent comp. = bds uv comp. pwm comp. feedback error amp. clock soft start ramp v ref =0.6v gate driver
tld5085ej buck regulator datasheet 8 rev. 1.1, 2009-12-16 5.2 electrical characteristics electrical characteristics: buck regulator v s = 6.0 v to 40 v, t j = -40 c to +150 c, all voltages with respect to ground (unless otherwise specified) pos. parameter symbol limit values unit conditions min. typ. max. 5.2.1 fb input voltage v fb 0.588 0.60 0.612 v v en = v s ; v s = 12v 0.1a < i cc < 1.0a 5.2.2 v fb 0.576 0.60 0.624 v v en = v s ; v s = 12v 1ma < i cc < 1.8a 5.2.3 fb input current i fb -1 -0.1 0 a v fb = 0.6v 5.2.4 power-switch on-resistance r ds(on) ?? 500m ? i cc =300 ma; t j = 150 c max. 5.2.5 current transition rise/fall time t r ?50? ns i cc =1 a 1) 1) not subject to production test; specified by design. 5.2.6 buck peak over current limit i buoc 2.2 ? 3.6 a ? 5.2.7 bootstrap under voltage lockout, turn-off threshold v bds,off v buo +3.3 ? ? v bootstrap voltage decreasing 5.2.8 charge pump current i cp 2? ? ma v s = 12v; v buo = v bds = gnd 5.2.9 charge pump switch-off threshold v bds - v buo ?? 5 v( v bds - v buo ) increasing 5.2.10 maximum duty cycle d max ?? 100% 1) 2) 2) consider ? chapter 4.2, functional range ? 5.2.11 soft start ramp t start 350 500 750 s v fb rising from 5% to 95% of v fb,nom 5.2.12 input under voltage shutdown threshold v s,off 3.75 ? ? v v s decreasing 5.2.13 input voltage startup threshold v s,on ? ? 4.75 v v s increasing 5.2.14 input under voltage shutdown hysteresis v s,hyst 150 ? ? mv 1)
datasheet 9 rev. 1.1, 2009-12-16 tld5085ej enable, thermal shutdown and pwm dimming function 6 enable, thermal shutdown and pwm dimming function 6.1 description enable function: with the enable pin (en) the device can be set in off-state reducing the current consumption to typ. 0.1a. the enable function features an integrated pu ll down resistor which ensures that the ic is shut down and the power-switch is off in ca se the pin en is not connected. device wake up behavior: the device initialization is triggered either by the en voltage level crossing the turn- on threshold, rising supply voltage (during en=h), and also when the device restarts after a thermal shutdown. the softstart ramp starts after the bds external capacitor is charged. overtemperature behavior: the integrated thermal shutdown function turns the power-switch off in case of overtemperature. the typ. junction shutdown temperature is 175c, with a min. of 150c. after cooling down the ic will automatically restart operation. the thermal shutdown is an integr ated protection func tion designed to prevent ic destruction when operating under fault co nditions. it must not be used for normal operation. pwm dimming function : the pwmi signal directly controls the gate driver of the integrated power-switch by overriding the internal control signals. 6.2 electrical characteristics enable, bias, thermal shut down and pwm dimming electrical characteristics: enable, bias and thermal shutdown v s = 6.0 v to 40 v, t j = -40 c to +150 c, all voltages with respect to ground (unless otherwise specified) pos. parameter symbol limit values unit conditions min. typ. max. 6.2.1 current consumption, shut down mode i q,off ?0.12a v en = 0.8v; t j < 105c; v s = 16v 1) 6.2.2 current consumption, active mode i q,on ??7ma v en = 5.0v; i cc = 0ma; v s = 16v 6.2.3 current consumption, active mode i q,on ??10ma v en = 5.0v; i cc = 1.8a; v s = 16v 1) 6.2.4 enable high signal valid v en,hi 3??v? 6.2.5 enable low signal valid v en,lo ??0.8v? 6.2.6 enable hysteresis v en,hy 50 200 400 mv 1) 1) specified by design. not subject to production test. 6.2.7 enable high input current i en,hi ??30a v en = 16v 6.2.8 enable low input current i en,lo ?0.11a v en = 0.5v 6.2.9 pwmi high threshold v pwmi,hi 3??v? 6.2.10 pwmi low threshold v pwmi,lo ??0.8v? 6.2.11 pwmi turn-on delay t pwm,on ??5s 2) 2) at startup current flowing in c bu1 , recommended max. pwm frequency 1khz@370khz f sw 6.2.12 pwmi turn-off delay t pwm,off ??5s? 6.2.13 over temperature shutdown t j,sd 150 175 190 c 1) 6.2.14 over temperature shutdown hysteresis t j,sd_hyst ?15?k 1)
tld5085ej oscillator datasheet 10 rev. 1.1, 2009-12-16 7 oscillator 7.1 description the oscillator turns on the power-switch with a consta nt frequency while the buck regulating circuit turns the power-switch off in every cycle with an appropriate time gap depending on the output and input voltage. the internal sawtooth signal used for the pwm generation has an amplitude proportional to the input supply voltage (feedforward). 7.2 electrical charact eristics oscillator electrical characteristics: buck regulator v s = 6.0 v to 40 v, t j = -40 c to +150 c, all voltages with respect to ground (unless otherwise specified) pos. parameter symbol limit values unit conditions min. typ. max. 7.2.1 oscillator frequency f osc 330 370 420 khz ?
datasheet 11 rev. 1.1, 2009-12-16 tld5085ej application information 8 application information note: the following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device. 8.1 frequency compensation the stability of the output voltage can be achieved wit h a simple rc connect ed between pin co mp and gnd. the standard configuratio n using the switching frequency of the in ternal oscillator is a ceramic capacitor c comp =22nf and r comp =22k ? . by slight modifications to th e compensation network the stability can be optimized for different types of buck capacitors (ceramic or tantalum). the compensation network is essential for the control loop stab ility. leaving pin comp open might lead to an instable operation. 8.2 compensating a tant alum buck capacitor c bu1 the tld5085ej control loop is opti mized for ceramic buck capacitors c bu . in order to mainta in stability also for tantalum capacitors with esr up to 300m ? , an additional compensation capacitance c comp2 at pin comp to gnd is required. it?s value calculates: c comp2 = c bu * esr ( c bu ) / r comp , whereas c comp2 needs to stay below 5nf. figure 4 high-esr buck capacitor compensation 8.3 freewheeling diode in order to minimize losses and for fast recovery, a schottky freewheeling diode is required. disconnecting the freewheeling diode during operation might lead to destruction of the ic. 2 gnd 3 comp tld5085 c comp r comp c comp2 application _c-comp2.vsd
tld5085ej application information datasheet 12 rev. 1.1, 2009-12-16 8.4 constant output voltage mode for led applications figure 5 application diagram (constant voltage mode) note: this is a very simplified example of an application circuit. the function must be verified in the real application the output voltage of the tld5085ej can be programmed by a voltage divi der connected to the feedback pin fb. the divider cross current should be 300 a at minimum, therefore the maximum r 2 calculates: r 2 v fb / i r2 --> r 2 0.6v / 300 a = 2 k ? for the desired output voltage level v cc , r 1 calculates then (neglecting the small fb input current): bds buo fb gnd comp pwmi en vs 2 4 6 5 8 7 1 3 c bootstrap d bu l bu c bu1 c comp r comp pwm dimming tld5085 ignition key terminal 15 v batt c s l 1 c 1 c 2 d rv optional parts c bu2 r 1 r 2 r balance1 r balance2 v cc spider-ls tle7240 sl v fb r 1 r 2 v cc v fb ---------- 1 ? ?? ?? . =
datasheet 13 rev. 1.1, 2009-12-16 tld5085ej application information 8.5 constant current mode for led applications figure 6 application diagram tld5085 as led driver (constant current mode) note: this is a very simplified example of an application ci rcuit. the function must be verified in the real application. bds buo fb gnd comp pwmi en vs led fb i v r 6 . 0 = 2 4 6 5 8 7 1 3 c bootstrap d bu l bu c bu1 c comp r comp pwm dimming tld5085 ignition key terminal 15 v batt c s l 1 c 1 c 2 d rv optional parts 2 x high brightness white leds
tld5085ej package outlines datasheet 14 rev. 1.1, 2009-12-16 9 package outlines figure 7 outline pg-dso-8 (e-pad) green product (rohs compliant) to meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. green products are rohs-compliant (i.e pb-free finish on leads and suitable for pb-free soldering according to ipc/jedec j-std-020). pg-dso-8-27-po v01 14 85 8 14 5 8x 0.41 ?.09 2) m 0.2 d c a-b 1.27 c stand off +0 -0.1 0.1 (1.45) 1.7 max. 0.08 seating plane c a b 4.9 ?.1 1) a-b c 0.1 2x 3 ) jedec reference ms-012 variation ba 1) does not include plastic or metal protrusion of 0.15 max. per side 2) dambar protrusion shall be maximum 0.1 mm total in excess of lead width bottom view ?.2 3 ?.2 2.65 0.2 ?.2 d 6 m d 8x 0.64 ?.25 3.9 ?.1 1) 0.1 0.35 x 45? cd2x +0.06 0.19 8 ? max. index marking for further package information, please visit our website: http://www.infineon.com/packages . dimensions in mm
datasheet 15 rev. 1.1, 2009-12-16 tld5085ej revision history 10 revision history version date changes rev. 1.1 2009-12-16 ? cover sheet updated ? package name updated rev. 1.0 2009-06-04 initial datasheet for tld5085ej
edition 2009-12-16 published by infineon technologies ag 81726 munich, germany ? 2009 infineon technologies ag all rights reserved. legal disclaimer the information given in this docu ment shall in no event be regarded as a guarantee of conditions or characteristics. with respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, infine on technologies hereby disclaims any and all warranties and liabilities of any kind, including witho ut limitation, warranties of non-infrin gement of intellectua l property rights of any third party. information for further information on technology, delivery terms and conditions and prices, please contact the nearest infineon technologies office ( www.infineon.com ). warnings due to technical requirements, components may contain dangerous substances. for information on the types in question, please contact the nearest infineon technologies office. infineon technologies compon ents may be used in life-su pport devices or systems only with the express written approval of infineon technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safe ty or effectiveness of that de vice or system. life support devices or systems are intended to be implanted in the hu man body or to support an d/or maintain and sustain and/or protect human life. if they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

▲Up To Search▲

Price & Availability of TLD5085EJ1

	To Download TLD5085EJ1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .