 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SiI 7171 iTMDS Receiver Silicon Image introduces SiI 7171TM iTMDS (internal TMDS) receiver product for high bandwidth needs of direct view LCD/plasma and rear projection (LCOS, DLP, and LCD projection) digital televisions (DTVs), LCD monitors, and projectors. While DVI 1.0 compliant for external applications, the SiI 7171 is ideal for internal link of DTVs, monitors, and projectors. Innovative SiI 7171 architecture adds new encoding method for high color depth support including 8, 10, 12, or 16 bits per color. Silicon Image advance design technique allows single link SiI 7171 operation of 225MHz bandwidth. This allows SiI 7171 to support 720p/1080i/1080p resolution with 12-bit per color at 60 Hz refresh rate. The SiI 7171 enables billions of color for HDTVs, leading to exceptional digital visual quality. SiI 7171 incorporates advanced automatic equalizer and PLL bandwidth for long cable support and increase interoperability. Planned high definition content protection (HDCP) capable device with integrated pre-programmed keys provide secure high definition video delivery at low cost. The SiI 7171 is available in a 128-LQFP Universal environmentally friendly Pb free package. Single link SiI 7171 provides bandwidth to support today's 720p and tomorrow's 1080p digital TVs at 8, 10, 12, or 16 bits per color using only four differential signal pairs (three data pairs and one clock pair). Using today's LVDS technology will require two channel with up to 12 differential signal pairs. The SiI 7171 provides significant cost savings for the digital TV internal interface by reducing the chip count from two to one and dramatically reducing the cost of cable assembly by cutting the number of wires needed. Texas Instruments selects the SiI 7171 for 720p/1080p 10-bit Digital Light Projection (DLP) reference design because it brings revolutionary solution to address the fast growing band width of the digital TV internal interface while reducing overall bill of material (BOM) cost. Applications * Direct view HDTV (LCD and PDP) internal link * Rear projection HDTV (DLP, LCOS, and LCD) internal link * Projectors * Multi-functional monitors Video Processor Board Display/Optical Engine Board (LCD, Plasma, or Optical Engine) DE Video Source Pixel Data Clock Channels 0, 1, 2 SiI 7170 iTMDS Transmitter DE SiI 7171 Pixel Data iTMDS Receiver Channel C Clock Digital Display Controller Control (I 2 C) iTMDS Receiver General M_S# STAG_OUT OCK_INV# CRESET# PRESET PD# PDO# SiI 7171 Features SCL_HDCP SDA_HDCP SDA_EQ SCL_EQ RXC RX0 RX1 RX2 SiI 7171 HDCP Keys Decryption Engine HDCP Keys EEPROM * iTMDS receiver supporting 25MHz - 225MHz bandwidth * Consistent, high quality digital visual experience * Cost effective single link support 1080p and 12-bit color * 8-bit, 10-bit, 12-bit, and 16-bit per color encoding * Support HDTV resolutions (720p/1080i/1080p) * DVI 1.0 compliant receiver interoperable with broad range of DVI transmitters * Automatic equalizer adjust to cable impedance ensure long cable support and greater interoperability * Long cable support up to 20M DVI cable 128-pin LQFP Universal Pb-free package I 2C Slave I 2C Slave HDCP Registers ____ _____ ______ Configuration Logic (HDCP version only) TMDS Digital Core ____ ______ Equalizer PanelLink ___ ______ Encrypted Data XOR MASK Control Un-Encrypted Data Panel Interface Logic BE[15:4] BO[15:4] GE[15:4] GO[15:4] RE[15:4] RO[15:4] ODCK DE HSYNC VSYNC SCDT CTL3 CTL2 CTL1 Input * iTMDS input up to 225MHz 25MHz-165MHz DVI 1.0 compliant input Silicon Image 's SiI 7171 Starter Kit (CP7179) * The CP7179 Starter kit includes hardware to evaluate both SiI 7171 and SiI 7179, the equivalent of SiI 7171 with HDCP. Included is documentation to quickly design and launch an iTMDS internal link for DTV, LCD monitor, or projector applications Output * Flexible digital output interface - Single pixel per clock: 24-bit, 30-bit, 36-bit, or 48-bit - Two pixels per clock: 48-bit, 60-bit, or 72-bit * Support 720P/1080i/1080P EIA/CEA-861B output timing * Support VGA~UXGA PC output timing * 8-bit, 10-bit, 12-bit, and 16-bit color digital RGB output Contents include: Hardware * SiI 7179 evaluation board Documentation Power Management * Support DVI and VESA DPMS power management functionality * Low standby power consumption to meet energy conservation requirements * * * * SiI SiI SiI SiI 7179 Starter Kit User's Guide 7171/SiI 7179 Data Sheet 7179 Evaluation Board Schematics 7179 Bill of Material (BOM) Part Number - SII7171CLU Silicon Image, Inc. 1060 E. Arques, Sunnyvale, CA 94085 T 408.616.4000 F 408.830.9530 www.siliconimage.com (c)2005 Silicon Image, Inc. All rights reserved. Silicon Image, the Silicon Image logo, SiI, SiI 7171, PanelLink, the PanelLink logo and TMDS are trademarks or registered trademarks of Silicon Image, Inc. in the United States and other countries. Other trademarks are the property of their respective holders. Product specifications are subject to change without notice. Printed in the U.S.A. 12/05 SiI PB-0069 |
Price & Availability of SII7171
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |