|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
PHB/PHD38N02LT TrenchMOSTM logic level FET Rev. 01 -- 30 June 2003 Product data 1. Product profile 1.1 Description N-channel logic level field-effect transistor in a plastic package using TrenchMOSTM technology. Product availability: PHB38N02LT in SOT404 (D2-PAK) PHD38N02LT in SOT428 (D-PAK). 1.2 Features s Low on-state resistance s 2.5 V gate drive. 1.3 Applications s Linear regulator for DDR memory. 1.4 Quick reference data s VDS = 20 V s Ptot = 57.6 W s ID = 44.7 A s RDSon 16 m 2. Pinning information Table 1: 1 2 3 mb Pinning - SOT404 and SOT428 simplified outlines and symbol Simplified outline [1] mb Pin Description gate (g) drain (d) source (s) mounting base; connected to drain (d) Symbol mb d g s MBB076 2 1 Top view 3 MBK091 2 1 3 MBK116 SOT428 (D-PAK) [1] SOT404 (D2-PAK) It is not possible to make connection to pin 2 of the SOT404 and SOT428 packages. Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 3. Limiting values Table 2: Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter VDS VDGR VGS ID IDM Ptot Tstg Tj IS ISM drain-source voltage (DC) drain-gate voltage (DC) gate-source voltage (DC) drain current (DC) peak drain current total power dissipation storage temperature junction temperature source (diode forward) current (DC) Tmb = 25 C peak source (diode forward) current Tmb = 25 C; pulsed; tp 10 s Tmb = 25 C; VGS = 5 V; Figure 2 and 3 Tmb = 100 C; VGS = 5 V; Figure 2 Tmb = 25 C; pulsed; tp 10 s; Figure 3 Tmb = 25 C; Figure 1 Conditions 25 C Tj 175 25 C Tj 175 oC oC; Min RGS = 20 k -55 -55 - Max 20 20 12 44.7 31.6 179 57.6 +175 +175 44.7 179 Unit V V V A A A W C C A A Source-drain diode 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 2 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 120 Pder (%) 80 03aa16 120 Ider (%) 80 03aa24 40 40 0 0 50 100 150 200 Tmb (C) 0 0 50 100 150 200 Tmb (C) P tot P der = ---------------------- x 100% P tot ( 25 C ) ID I der = ------------------- x 100% I D ( 25 C ) Fig 1. Normalized total power dissipation as a function of mounting base temperature. Fig 2. Normalized continuous drain current as a function of mounting base temperature. 103 ID (A) Limit RDSon = VDS /ID 102 tp = 10 s 03al23 100 s 10 DC 1 ms 10 ms 1 1 10 VDS (V) 102 Tmb = 25 C; IDM is single pulse; VGS = 5 V. Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage. 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 3 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 4. Thermal characteristics Table 3: Rth(j-mb) Rth(j-a) Thermal characteristics Conditions Min Typ Max Unit 75 50 50 2.6 K/W K/W K/W K/W thermal resistance from junction to mounting base Figure 4 thermal resistance from junction to ambient SOT428 SOT428 minimum footprint; mounted on a PCB SOT404 minimum footprint; mounted on a PCB SOT404 SOT404 minimum footprint; mounted on a PCB Symbol Parameter 4.1 Transient thermal impedance 10 Zth(j-mb) (K/W) 03al22 = 0.5 1 0.2 0.1 0.05 10-1 0.02 P single pulse tp T 10-2 10-5 t = tp T 10-4 10-3 10-2 10-1 tp (s) 1 Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration. 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 4 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 5. Characteristics Table 4: Characteristics Tj = 25 C unless otherwise specified. Symbol Parameter Static characteristics V(BR)DSS drain-source breakdown voltage ID = 250 A; VGS = 0 V Tj = 25 C Tj = -55 C VGS(th) gate-source threshold voltage ID = 250 A; VDS = VGS; Figure 9 Tj = 25 C Tj = 175 C Tj = -55 C IDSS drain-source leakage current VDS = 20 V; VGS = 0 V Tj = 25 C Tj = 175 C IGSS RDSon gate-source leakage current drain-source on-state resistance VGS = 12 V; VDS = 0 V VGS = 5 V; ID = 25 A; Figure 7 and 8 Tj = 25 C Tj = 175 C VGS = 2.5 V; ID = 8 A; Figure 8 Dynamic characteristics Qg(tot) Qgs Qgd Ciss Coss Crss td(on) tr td(off) tf VSD total gate charge gate-source charge gate-drain (Miller) charge input capacitance output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time fall time source-drain (diode forward) voltage IS = 25 A; VGS = 0 V; Figure 12 VDD = 10 V; ID = 25 A; VGS = 10 V; RG = 5.6 VGS = 0 V; VDS = 20 V; f = 1 MHz; Figure 11 ID = 25 A; VDD = 10 V; VGS = 5 V; Figure 13 15.1 4.5 4.2 800 260 190 4 12.5 30 23 0.98 1.2 nC nC nC pF pF pF ns ns ns ns V 13.5 24.3 20 16 28.8 30 m m m 0.05 10 1 500 100 A A nA 0.5 0.3 1 1.5 1.8 V V V 20 18 V V Conditions Min Typ Max Unit Source-drain diode 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 5 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 30 Tj = 25 C ID (A) 20 03al24 10 V 5 V 3V 2.6 V 2.4 V 25 ID (A) 20 VDS > ID x RDSon 03al26 2.2 V 15 10 10 2V 1.8 V VGS = 1.6 V 0 0 0.2 0.4 0.6 0.8 1 VDS (V) 5 175 C 0 0 1 2 VGS (V) 3 Tj = 25 C Tj = 25 C Tj = 25 C and 175 C; VDS > ID x RDSon Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values. Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values. 30 Tj = 25 C RDSon (m) 20 03al25 2 a 03af18 VGS = 2.4 V 2.6 V 1.5 3V 1 5V 10 V 0.5 10 0 0 10 20 ID (A) 30 0 -60 0 60 120 Tj (C) 180 Tj = 25 C R DSon a = ---------------------------R DSon ( 25 C ) Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature. Fig 7. Drain-source on-state resistance as a function of drain current; typical values. 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 6 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 2 VGS(th) (V) 1.5 max 03al82 10-3 ID (A) 10-4 03an65 1 typ min typ max 10-5 0.5 min 0 -60 0 60 120 Tj (C) 180 10-6 0 0.4 0.8 1.2 VGS(V) 1.6 ID = 0.25 mA; VDS = VGS Tj = 25 C; VDS = 5 V Fig 9. Gate-source threshold voltage as a function of junction temperature. Fig 10. Sub-threshold drain current as a function of gate-source voltage. 104 03al28 C (pF) 103 Ciss Coss Crss 102 10-1 1 10 VDS (V) 102 VGS = 0 V; f = 1 MHz Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values. 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 7 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 25 IS (A) 20 VGS = 0 V 03al27 10 VGS (V) 8 ID = 25 A Tj = 25 C VDD = 10 V 03al29 15 6 10 4 5 175 C 0 0 0.3 0.6 0.9 VSD (V) 1.2 Tj = 25 C 2 0 0 10 20 QG (nC) 30 Tj = 25 C and 175 C; VGS = 0 V ID = 25 A; VDD = 10 V Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values. Fig 13. Gate-source voltage as a function of gate charge; typical values. 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 8 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 6. Package outline Plastic single-ended surface mounted package (Philips version of D2-PAK); 3 leads (one lead cropped) SOT404 A E A1 mounting base D1 D HD 2 Lp 1 3 b c Q e e 0 2.5 scale 5 mm DIMENSIONS (mm are the original dimensions) UNIT mm A 4.50 4.10 A1 1.40 1.27 b 0.85 0.60 c 0.64 0.46 D max. 11 D1 1.60 1.20 E 10.30 9.70 e 2.54 Lp 2.90 2.10 HD 15.80 14.80 Q 2.60 2.20 OUTLINE VERSION SOT404 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE 99-06-25 01-02-12 Fig 14. SOT404 (D2-PAK). 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 9 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped) SOT428 seating plane y A E b2 A A1 mounting base A2 E1 D1 D HE L2 2 L L1 1 b1 e e1 b 3 wM A c 0 10 scale 20 mm DIMENSIONS (mm are the original dimensions) UNIT mm A 2.38 2.22 A1(1) 0.65 0.45 A2 0.93 0.73 b 0.89 0.71 b1 1.1 0.9 b2 5.46 5.26 c 0.4 0.2 D 6.22 5.98 D1 min. 4.0 E 6.73 6.47 E1 e e1 HE 10.4 9.6 L 2.95 2.55 L1 min. 0.5 L2 0.9 0.5 w 0.2 y max. 0.2 4.81 2.285 4.57 4.45 Note 1. Measured from heatsink back to lead. OUTLINE VERSION SOT428 REFERENCES IEC JEDEC TO-252 JEITA SC-63 EUROPEAN PROJECTION ISSUE DATE 99-09-13 01-12-11 Fig 15. SOT428 (D-PAK). 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 10 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 7. Revision history Table 5: Rev Date 01 20030630 Revision history CPCN Description Product data (9397 750 11614) 9397 750 11614 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 11 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET 8. Data sheet status Level I II Data sheet status[1] Objective data Preliminary data Product status[2][3] Development Qualification Definition This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). III Product data Production [1] [2] [3] Please consult the most recently issued data sheet before initiating or completing a design. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 9. Definitions Short-form specification -- The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition -- Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information -- Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes -- Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status `Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 11. Trademarks TrenchMOS -- is a trademark of Koninklijke Philips Electronics N.V. 10. Disclaimers Life support -- These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors Contact information For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com. 9397 750 11614 Fax: +31 40 27 24825 (c) Koninklijke Philips Electronics N.V. 2003. All rights reserved. Product data Rev. 01 -- 30 June 2003 12 of 13 Philips Semiconductors PHB/PHD38N02LT TrenchMOSTM logic level FET Contents 1 1.1 1.2 1.3 1.4 2 3 4 4.1 5 6 7 8 9 10 11 Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Quick reference data. . . . . . . . . . . . . . . . . . . . . 1 Pinning information . . . . . . . . . . . . . . . . . . . . . . 1 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 2 Thermal characteristics. . . . . . . . . . . . . . . . . . . 4 Transient thermal impedance . . . . . . . . . . . . . . 4 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . 9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 11 Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 12 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 (c) Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 30 June 2003 Document order number: 9397 750 11614 |
Price & Availability of PHD38N02LT |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |