| |
|
 |
ATMEL
|
| Part No. |
25DF161
|
| OCR Text |
...always latched in on the rising edge of sc k, while output data on the so pin is always clocked out on the falling edge of sck. - input si (sio) serial input (serial input/output): the si pin is used to shift data into the device. the s... |
| Description |
AT25DF161
|
| File Size |
815.92K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
|
| Part No. |
MB89PV130ACF-ES
|
| OCR Text |
...rrupt 1 3 independent channels (edge selection, interrupt vector, source flag) rising/falling both edges selectable used also for wake-up from stop/sleep mode. (edge detection is also permitted in the stop mode.) external interrupt 2 (... |
| Description |
8-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, CQFP48
|
| File Size |
1,212.89K /
52 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED SILICON SOLUTION INC
|
| Part No. |
IS42SM32400E-75EBLI
|
| OCR Text |
...erenced to a ? positive clock edge internal bank for hiding row access and pre - ? charge programmable cas latency: 2, 3 ? programmable burst length: 1, 2, 4, 8, and full ? page programmable burst sequence: ? sequential and interleav... |
| Description |
4M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90
|
| File Size |
764.69K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
NANYA TECHNOLOGY CORP
|
| Part No. |
NT5DS128M4BT-6K
|
| OCR Text |
... data at the receiver ? dqs is edge-aligned with data for reads and is center- aligned with data for writes ? differential clock inputs (ck and ck ) ? four internal banks for concurrent operation ? data mask (dm) for write data ? dll align... |
| Description |
128M X 4 DDR DRAM, 0.7 ns, PDSO66
|
| File Size |
2,500.58K /
80 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
