| |
|
 |
ICS
|
| Part No. |
ICS87366
|
| OCR Text |
DIFFERENTIAL TO 3.3V LVPECL CLOCK GENERATOR W/FORWARD ERROR CORRECTION
FEATURES
* 6 differential LVPECL outputs * 1 differential CLK/nCLK input pair * CLK/nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL,... |
| Description |
1-to-6, Differential to 3.3V LVPECL Clock Generator
From old datasheet system
|
| File Size |
83.49K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS8432-101
|
| OCR Text |
DIFFERENTIAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
FEATURES
* Dual differential 3.3V LVPECL outputs * Selectable CLK, nCLK or LVCMOS/LVTTL TEST_CLK * TEST_CLK can accept the following input levels: LVCMOS or LVTTL * CLK, nCLK pair can acce... |
| Description |
700MHz, Low Phase Noise, LVPECL Frequency Synthesizer
From old datasheet system
|
| File Size |
189.38K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS85311
|
| OCR Text |
DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER
FEATURES
* 2 differential 2.5V/3.3V LVPECL / ECL outputs * 1 CLK, nCLK input pair * CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL * M... |
| Description |
Low Skew, 1-to-2, Differential-to-LVPECL Fanout Buffer.
From old datasheet system
|
| File Size |
186.89K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS87004I ICS87004
|
| OCR Text |
DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY CLOCK GENERATOR
FEATURES
* 4 LVCMOS/LVTTL outputs, 7 typical output impedance * Selectable CLK0, nCLK0 or CLK1, nCLK1 clock inputs * CLKx, nCLKx pairs can accept the following differential input lev... |
| Description |
Low Skew, Low Jitter, 1-to-4, Clock Generator/Zero Delay Buffer. This device can also be set to multiply or divide by 1, 2, 4, 8.
From old datasheet system
|
| File Size |
164.27K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS87008I
|
| OCR Text |
DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR
FEATURES
* 8 LVCMOS/LVTTL outputs (2 banks of 4 outputs) * Selectable differential CLK1, nCLK1 or LVCMOS clock input * CLK1, nCLK1 pair can accept the following differential input levels: LVPEC... |
| Description |
Low Skew, ÷1, ÷2 Clock Generator. Industrial Temperature. (P)
From old datasheet system
|
| File Size |
203.48K /
15 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
