| |
|
 |
N.A.
ETC[ETC]
|
| Part No. |
CS5821
|
| OCR Text |
...IM
PHASE LOCK LOOP AND PHASE aligner
CLKOUT
SHTDNN
CONTROL LOGIC
CS5821
Century Semiconductor, Inc. Taiwan: No. 2, Industry East Rd. 3rd, Science-Based Industrial Park, Hsin-Chu, Taiwan Tel: 886-3-5784866 Fax: 886-3-5784349 ... |
| Description |
21:3 LVDS Receiver
|
| File Size |
164.46K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
pmc
|
| Part No. |
2000327
|
| OCR Text |
aligner
FEATURES
* Monolithic four channel SONET/SDH Payload Extractor/aligner for use in STS-3 (STM-1/AU-3) or STS-3c (STM1/AU-4) interface applications, operating at serial interface speeds of 155.52 Mbit/s. * Provides integrated clock ... |
| Description |
From old datasheet system
|
| File Size |
27.04K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
ICS9212YF-01LF
|
| OCR Text |
...9250-09. busclk_stop# pll phase aligner pclk/m multi(0:1) synclk/n pd# fs(0:1) refclk test mux bypass mux bypclk pllclk gnd gnd 2 paclk busclkt busclkc b a phase detector vddref refclk vdd1 gnd1 gnd3 pclk/m synclk/n gnd2 vdd2 vddpd busclk_s... |
| Description |
400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24
|
| File Size |
144.02K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
IDT79R4700-100G
|
| OCR Text |
... data tlb virtual shifter/store aligner logic unit program counter pc incrementer branch adder load aligner floating-point unpacker/packer floating-point add/sub/cvt/div/sqrt integer divide floating-point/integer phase lock loop, clocks ins... |
| Description |
64-BIT, 100 MHz, RISC PROCESSOR, CPGA179
|
| File Size |
159.91K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
HIROSE ELECTRIC Co., Ltd.
|
| Part No. |
ACT-5260PC-133P10I ACT-5260PC-133P10M ACT-5260PC-133P10C ACT-5260PC-133P10Q ACT-5260PC-100P10C ACT-5260PC-100P10T ACT-5260PC-100P10I ACT-5260PC-100P10M ACT-5260PC-100P10Q ACT-5260PC-133P10T
|
| OCR Text |
...crementer branch adder dva load aligner integer register file integer/address adder data tlb virtual shifter/store aligner logic unit integer multiply, divide integer control instruction tlb virtual floating point control phase lock loop in... |
| Description |
64-BIT, 133 MHz, RISC PROCESSOR, CPGA179 1.86 X 1.86 INCH, PGA-179
64-BIT, 100 MHz, RISC PROCESSOR, CPGA179 1.86 X 1.86 INCH, PGA-179
|
| File Size |
121.47K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
