sub-micron pdf Datasheet P8 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : A124E QEV101 F12C40 EU101009 HEF4518 M38510 ADUM7510 ESDU2
	Product Description
	Full Text Search

sub-micron Datasheet PDF File

For sub-micron Found Datasheets File :: 1848 Search Time::1.765ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | <8> | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

				意法半导 STMicroelectronics
Part No.	74VHC257 74VHC257M 74VHC257T 6291
OCR Text	...LEXER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. It is composed of four independent 2 channel multiplexers with common SELECT and ENABLE INPUT. PIN CONNECTION AND IEC LOGIC SYMBOLS ...
Description	Quadruple 2-Input Positive-AND Gates 14-SOIC -40 to 85 From old datasheet system QUAD 2 CHANNEL MULTIPLEXER (3-STATE) QUAD 2 CHANNEL MULTIPLEXER 3-STATE
File Size	69.15K / 9 Page	View it Online	Download Datasheet

				STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHC273 74VHC273M 74VHC273T 6172
OCR Text	...FLOP WITH CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. PIN CONNECTION AND IEC LOGIC SYMBOLS October 1999 1/10 74VHC273 INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1 2, 5, 6,...
Description	From old datasheet system OCTAL D-TYPE FLIP FLOP WITH CLEAR
File Size	71.62K / 10 Page	View it Online	Download Datasheet

				STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHC27 74VHC27M 74VHC27T
OCR Text	...-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The internal circuit is composed of 3 stages PIN CONNECTION AND IEC LOGIC SYMBOLS June 1999 1/7 74VHC27 INPUT EQUIVALENT CI...
Description	TRIPLE 3-INPUT NOR GATE
File Size	50.02K / 7 Page	View it Online	Download Datasheet

				ST Microelectronics SGS Thomson Microelectronics STMICROELECTRONICS[STMicroelectronics] 意法半导
Part No.	74VHC541 74VHC541M 74VHC541T 6534
OCR Text	...UFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The 3 STATE control gate operates as a two input AND such that if either G1 and G2 are high, PIN CONNECTION AND IEC LOGIC SYMBOLS ...
Description	From old datasheet system OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) OCTAL BUS BUFFER WITH 3 STATE OUTPUTS NON INVERTED Dual 2-Line To 4-Line Decoders/Demultiplexers 16-TSSOP -40 to 85
File Size	65.10K / 8 Page	View it Online	Download Datasheet

				STMicroelectronics
Part No.	74VHC573 74VHC573M 74VHC573T 6175
OCR Text	...T NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This 8 bit D-Type latch is controlled by a latch enable input (LE) and an output enable input (OE). While the LE input is held at a high...
Description	OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING From old datasheet system
File Size	74.69K / 10 Page	View it Online	Download Datasheet

				STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHC574 74VHC574M 74VHC574T
OCR Text	...T NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This 8 bit D-Type flip-flop is controlled by a clock input (CK) and an output enable input (OE). On the positive transition of the clock...
Description	OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING
File Size	74.55K / 10 Page	View it Online	Download Datasheet

				ST Microelectronics STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHC594 M74VHC594RMTR M74VHC594TTR
OCR Text	...SHIFT REGISTERS fabricated with sub-micron silicon gate C2MOS technology. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (SCLR, R...
Description	8 BIT SHIFT REGISTER WITH OUTPUT REGISTER
File Size	186.13K / 14 Page	View it Online	Download Datasheet

				意法半导 STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHC74 74VHC74M 74VHC74T 6178
OCR Text	...RESET AND CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. A signal on the D INPUT is transfered to the Q OUTPUT during the positive going transition of the clock pulse. PIN CONNECTION AND IEC...
Description	DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR From old datasheet system
File Size	74.12K / 10 Page	View it Online	Download Datasheet

				STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHCT00 74VHCT00A 74VHCT00AM 74VHCT00AT 5817
OCR Text	...INPUT NAND GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. PIN CONNECTION AND IEC LOGIC SYMBOLS August 1999 1/7 74VHCT00A INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 1, 4, 9, 12...
Description	From old datasheet system QUAD 2-INPUT NAND GATE
File Size	52.04K / 7 Page	View it Online	Download Datasheet

				STMICROELECTRONICS[STMicroelectronics]
Part No.	74VHCT02 74VHCT02A 74VHCT02AM 74VHCT02AT 5818
OCR Text	...-INPUT NOR GATE fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. PIN CONNECTION AND IEC LOGIC SYMBOLS August 1999 1/7 74VHCT02A INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION PIN No 2, 5, 8, 11...
Description	From old datasheet system QUAD 2-INPUT NOR GATE
File Size	52.05K / 7 Page	View it Online	Download Datasheet

For sub-micron Found Datasheets File :: 1848 Search Time::1.765ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | <8> | 9 | 10 | 11 | 12 | 13 | 14 | 15 |