|
|
|
Zarlink Semiconductor I...
|
Part No. |
ZN427E8 ZN427J8
|
OCR Text |
...to ensure relaible clocking the positive-going edge of the start pulse should not occur within 200ns of an active (negative-going) clock edge. the ideal place for the positive- going edge of the start pulse is coincident with a positive-go... |
Description |
MICROPROCESSOR COMPATIBLE 8-BIT SUCCESSIVE APPROXIMATION A-D CONVERTER
|
File Size |
312.69K /
17 Page |
View
it Online |
Download Datasheet |
|
|
|
Winbond Electronics WINBOND[Winbond]
|
Part No. |
W946432AD W946432A
|
OCR Text |
...ignals) are registered at every positive edge of CLK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CLK. Read and write accesses to the DDR SDRAM are burst ori... |
Description |
SDRAM 2Mx32 512K X 4 BANKS X 32 BITS DDR SDRAM
|
File Size |
457.39K /
40 Page |
View
it Online |
Download Datasheet |
|
|
|
WOLFSON[Wolfson Microelectronics plc]
|
Part No. |
WM2627IDT WM2627 WM2627CDT
|
OCR Text |
...ge of FS. Setup time, sixteenth positive SCLK edge (first positive after D0 sampled) before NCS rising edge. If FS is used instead of the sixteenth positive edge to update the DAC, then the setup time is between the FS rising edge and the N... |
Description |
Quad 8-Bit Serial Input Voltage Output DAC
|
File Size |
100.81K /
11 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|