| |
|
 |
EXAR[Exar Corporation]
|
| Part No. |
XRK79892IQ XRK79892
|
| OCR Text |
...for at least 1 period), the INP_bad for that CLK will be latched (H). If that CLK is the primary clock, the device will switch to the good secondary clock and FIGURE 1. BLOCK DIAGRAM OF THE XRK79892
* Fully Integrated PLL * Intelligent D... |
| Description |
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
|
| File Size |
188.14K /
10 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
EXAR[Exar Corporation]
|
| Part No. |
XRK799J93IQ XRK799J93
|
| OCR Text |
...for at least 1 period), the INP_bad for that CLK will FIGURE 1. BLOCK DIAGRAM OF THE XRK799J93
CLK _Selected INP1bad INP0bad Man_Override Alarm_Reset Sel_CLK
be latched (H). If that CLK is the primary clock, the device will switch to th... |
| Description |
INTELLIGENT DYNAMIC CLOCK SWITCH PLL CLOCK DRIVER
|
| File Size |
64.53K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Faroudja Labs
|
| Part No. |
FLI2200
|
| OCR Text |
...monitoring and compensation for bad edits that occur frequently in broadcast material due to poor scene cuts or insertion of commercials. video material is processed by a set of content-sensitive spatio-temporal filters that adapt to the ap... |
| Description |
Digital Component Video Deinterlacer / Line DOubler
|
| File Size |
704.10K /
52 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
U6809B
|
| OCR Text |
...g State Diagram
Initial status bad bad O/F bad good 1/F good Figure 4. Watchdog state diagram bad 2/F good good 1/NF bad bad 3/NF 2/NF good good
RCOSC Input
With an external R/C circuitry the IC generates a time base (frequency fRC) in... |
| Description |
Fail-Safe IC with Relay Driver and Lamp Driver
|
| File Size |
130.20K /
14 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
