| |
|
 |
Philips
|
| Part No. |
TDA9888TS TDA9888TS_9889TS_2
|
| OCR Text |
...d IF amplifier The IF amplifier consists of three AC-coupled differential stages. Gain control is performed by emitter degeneration. Total gain control range is 70 dB (typ.). The differential input impedance is typical 2 k in parallel with ... |
| Description |
DVB selective AGC amplifier
From old datasheet system
|
| File Size |
105.71K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Xilinx, Inc.
XILINX INC
|
| Part No. |
XCR3064 DS036 XCR3064-12PC68I XCR3064-12PC84I XCR3064-10PC84C
|
| OCR Text |
...itecture. The XPLA architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual cross point switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA a... |
| Description |
EE PLD, 10 ns, PQCC84
EE PLD, 12 ns, PQCC84
64 Macrocell CPLD(64瀹????????缂???昏??ㄤ欢)
EE PLD, 12 ns, PQCC68
From old datasheet system
Product Specification
|
| File Size |
111.78K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx
|
| Part No. |
XCR3128A DS035
|
| OCR Text |
...ion for details). The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, w... |
| Description |
Product Specification
From old datasheet system
|
| File Size |
142.39K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Xilinx
|
| Part No. |
XCR3128 DS034
|
| OCR Text |
...itecture. The XPLA architecture consists of logic blocks that are interconnected
MC1 MC2 I/O MC16 16 16 16 16 LOGIC BLOCK 36 36 LOGIC BLOCK
MC1 MC2 I/O MC16
MC1 MC2 I/O MC16 16 16 ZIA LOGIC BLOCK 36 36 LOGIC BLOCK 16 16 LOGIC BLOCK... |
| Description |
Product Specification
From old datasheet system
|
| File Size |
114.11K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Conexant
|
| Part No. |
CX74016
|
| OCR Text |
... The receive path of the device consists of three Intermediate Frequency (IF) amplifiers with selectable gain, an I/Q demodulator, baseband filters, DC offset compensation circuitry, and selectable gain baseband amplifiers. The transmit pat... |
| Description |
IC,RF MODULATOR/DEMODULATOR,BIPOLAR,LLCC,72PIN,CERAMIC
From old datasheet system
|
| File Size |
430.92K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY7C1304V25 7C1304V25
|
| OCR Text |
... architecture. QDR architecture consists of two separate ports to access the memory array. The Read port has dedicated Data Outputs to support Read operations and the Write Port has dedicated Data Inputs to support Write operations. QDR arc... |
| Description |
9-Mb Pipelined SRAM with QDR?Architecture
From old datasheet system
|
| File Size |
215.62K /
23 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
