|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F043
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan
Clock Sources Supply Voltage: 2.7 to 3.6 V 64-Pin TQFP - Temperature Range: -40 to +85 C
UART0 UART1 P0 Drv
P0.0 P0.7
VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TC... |
Description |
25 MIPS, 64 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU
|
File Size |
391.15K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F045
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock Expanded interrupt handler
Cloc... |
Description |
25 MIPS, 64 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU
|
File Size |
392.11K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F046
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock Expanded interrupt handler
Cloc... |
Description |
25 MIPS, 32 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU
|
File Size |
395.01K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F067
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 2.7 to 3.6 V
64-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AGND
Digital Power
Analog Power
TC... |
Description |
25 MIPS, 32 kB Flash, 16-Bit ADC, 64-Pin Mixed-Signal MCU
|
File Size |
173.81K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F121 C8051F121-GQR
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 3.0 to 3.6 V
64-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AGND
Digital Power
Analog Power
TCK ... |
Description |
100 MIPS, 128 kB Flash, 12-Bit ADC, 64-Pin Mixed-Signal MCU
|
File Size |
155.07K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F122
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 3.0 to 3.6 V
100-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TCK TMS TDI TDO /RST
Digita... |
Description |
100 MIPS, 128 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU
|
File Size |
159.47K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F123
|
OCR Text |
...chips, target pods, and sockets ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 3.0 to 3.6 V
64-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AGND
Digital Power
Analog Power
TCK ... |
Description |
100 MIPS, 128 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU
|
File Size |
155.66K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F124
|
OCR Text |
...l-time instruction trace buffer ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 2.7 to 3.6 V
100-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TCK TMS TDI TDO RST
Digital... |
Description |
50 MIPS, 128 kB Flash, 12-Bit ADC, 100-Pin Mixed-Signal MCU
|
File Size |
152.31K /
2 Page |
View
it Online |
Download Datasheet |
|
|
|
SILABS[Silicon Laboratories]
|
Part No. |
C8051F126
|
OCR Text |
...l-time instruction trace buffer ieee1149.1 compliant boundary scan
Clock Sources
Supply Voltage: 2.7 to 3.6 V
100-Pin TQFP Temperature Range: -40 to +85 C
VDD VDD VDD DGND DGND DGND AV+ AV+ AGND AGND TCK TMS TDI TDO RST
Digital... |
Description |
50 MIPS, 128 kB Flash, 10-Bit ADC, 100-Pin Mixed-Signal MCU
|
File Size |
152.15K /
2 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|