| |
|
 |
Cypress
|
| Part No. |
CY3146 3146
|
| OCR Text |
... your choice of Synopsys' VSSTM simulator or any other VHDL or Verilog simulator.
Programming
Program File
Warp generates JEDEC programming files for Cypress devices which can be used for in-system reprogramming (ISRTM) or with vario... |
| Description |
Cypress Synopsys Bolt-in Kit
From old datasheet system
|
| File Size |
35.19K /
2 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
...ncluding: -- Graphical waveform simulator -- Entry and modification of on-screen waveforms
VERFICATION JEDEC/Jam Programming File Timing simulator VHDL, Verilog &Third-Party
Simulation Models
-- Ability to probe internal nodes -- Displ... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Atmel
|
| Part No. |
TSC21020F 21020F
|
| OCR Text |
...inked with your main program. D simulator The simulator performs interactive, instruction-level simulation of ADSP-21xxx code within the hardware configuration described by a system architecture file. It flags illegal operations and support... |
| Description |
Radiation Tolerant 32/40?Bit IEEE Floating?Point DSP Microprocessor
From old datasheet system
|
| File Size |
485.14K /
37 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
