| |
|
 |
Nanya Techology
|
| Part No. |
NT5DS32M4AT
|
| OCR Text |
...f ck going high and ck going low is referred to as the positive edge of ck). commands (address and control signals) are registered at ev...latency and frequency cas latency maximum operating frequency (mhz)* ddr266a (-7k) ddr266b (-75b... |
| Description |
(NT5DS16M8AT / NT5DS32M4AT) 128Mb DDR SDRAM
|
| File Size |
1,559.58K /
76 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M16734JCA
|
| OCR Text |
...in buffered mode (rege pin tied low) where the input signals pass through the regis- ter/buffer to the sdram devices on the same clock. xtk ...latency and burst type/length/operation type must be programmed into the dimm by address inputs a0-a... |
| Description |
16M x 72 1 Bank Registered/Buffered SDRAM Module(16M x 72 1组寄缓冲同步动态RAM模块16M x 72高速存储器阵列结构
|
| File Size |
154.53K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M32734CCB IBM13M32734CCB-75AT
|
| OCR Text |
... deactivates the ck signal when low. by deactivat- ing the clocks, cke low initiates the power down mode, suspend mode, or the self refresh ...latency of three clock cycles in registered mode, and controls the output buffers like an output ena... |
| Description |
32M x 72 1-Bank Registered / Buffered SDRAM Module(32M x 72 1组寄缓冲同步动态RAM模块)
x72 SDRAM Module
|
| File Size |
183.29K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Analog Devices, Inc.
|
| Part No. |
AD2S1205YSTZ AD2S1205WSTZ
|
| OCR Text |
... 12 khz fs1 = high, fs2 = low 15 khz fs1 = low, fs2 = high 20 khz fs1 = low, fs2 = low exc/exc dc mismatch ...latency (worst case) 114 degrees maximum electrical rotation be fore los is indicated (4.0... |
| Description |
12-Bit R/D Converter with Reference Oscillator
|
| File Size |
359.11K /
25 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Silicon Solution, Inc.
|
| Part No. |
IS45S32200C1-7BLA1
|
| OCR Text |
...) or bank selected by ba0, ba1 (low). the address inputs also provide the op-code during a load mode register command. ba0, ba1 22,23 input ...latency later (consecutive read bursts). 11. for a read without auto precharge interrupted by a writ... |
| Description |
512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
|
| File Size |
623.42K /
59 Page |
View
it Online |
Download Datasheet |
| |
|
|
IBM Microeletronics
|
| Part No. |
IBM13M64734BCA
|
| OCR Text |
...in buffered mode (rege pin tied low), where the input signals pass through the regis- ter/buffer to the sdram devices on the same clock. xtk...latency and burst type/length/operation type must be programmed into the dimm by address inputs a0-a... |
| Description |
64M x 72 1 Bank Registered/Buffered SDRAM Module(64M x 72 1组寄缓冲同步动态RAM模块)
|
| File Size |
160.83K /
20 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
