| |
|
 |
Zarlink Semiconductor
|
| Part No. |
ZL49010
|
| OCR Text |
...n the sd pin, representing the decoded dtmf digit. the rising edge of the first clock is used to latch the 4-bit data prior to shifting. this pin is pulled down internally. the idle state of the ack signal should be low. 15 7 7 est (zl4... |
| Description |
(ZL49010 - ZL49031) Wide Dynamic Range DTMF Receiver
|
| File Size |
376.92K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
SAMSUNG SEMICONDUCTOR CO. LTD.
|
| Part No. |
KS0164
|
| OCR Text |
... host pc address bus, which are decoded to control access the mpu-401. for ibm pc application, these pins should be connected directly to a[9:0]. alternatively, these pins may be tied to gnd, and a fully qualified chip select signal may be ... |
| Description |
Multimedia Audio(波表合成芯片)
|
| File Size |
84.02K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
Intel Corp.
Intel, Corp.
|
| Part No. |
82375SB 82375EB
|
| OCR Text |
....3 subtractively and negatively decoded cycles to eisa 54 4.1.2 pceb configuration registers 56 4.1.3 pceb i/o registers 56 4.1.4 positively decoded compatibility i/o registers 56 4.1.4.1 esc resident pic registers 57 4.1.4.2 eisa resi... |
| Description |
PCI-EISA BRIDGE (PCEB) EISA BUS CONTROLLER
|
| File Size |
1,359.72K /
131 Page |
View
it Online |
Download Datasheet |
| |
|
|
TDK Corporation
|
| Part No. |
78Q2132
|
| OCR Text |
... noise threshold prior to being decoded. from the resulting signal and internal time reference a value is assigned to the time interval. the value is rll25 decoded and the bit-stream is presented to the serial to parallel converter. the ... |
| Description |
1/10BASE-T HomePNA/Ethernet Transceiver
|
| File Size |
179.54K /
36 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
