Part Number Hot Search : 
AIC1518 ST1633 1422441 6M90F CY7C14 SEMIX 56BCF QL78I6S
Product Description
Full Text Search
  differential-to-lvcmos lvttl Datasheet PDF File

For differential-to-lvcmos lvttl Found Datasheets File :: 1767    Search Time::2.454ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

    ICS841664I

Integrated Device Technology
Part No. ICS841664I
OCR Text ...nd bridges. FEATURES * Four differential HCSL clock outputs: configurable for sRIO (125MHz or 156.25MHz) clock signals One REF_OUT LVCMO...to 85C ambient operating temperature * Available in both standard (RoHS 5) and lead-free (RoHS 6) pa...
Description FEMTOCLOCK CRYSTAL-TO-HCSL CLOCK GENERATOR

File Size 334.88K  /  16 Page

View it Online

Download Datasheet





    ISPPAC-CLK5510V ISPPAC-CLK5510V-01T48I ISPPAC-CLK5510V-01T48C ISPPAC-CLK5520V-01T100C ISPPAC-CLK5520V-01T100I ISPPAC-CLK

LATTICE[Lattice Semiconductor]
Part No. ISPPAC-CLK5510V ISPPAC-CLK5510V-01T48I ISPPAC-CLK5510V-01T48C ISPPAC-CLK5520V-01T100C ISPPAC-CLK5520V-01T100I ISPPAC-CLK5520V-01TN100C ISPPAC-CLK5520V-01TN100I ISPPAC-CLK55XX ISPPAC-CLK5510V-01TN48C ISPPAC-CLK5510V-01TN48I
OCR Text ...s up to 10 single-ended or five differential clock outputs, while the ispClock5520 provides up to 20 single-ended or 10 differential clock outputs. Each pair of outputs may be independently configured to support separate I/O standards (LVDS...
Description In-System Programmable Clock Generator with Universal Fan-Out Buffer

File Size 794.03K  /  43 Page

View it Online

Download Datasheet

    ICS
Part No. ICS843404
OCR Text ...ut supply pin for LVDS outputs. Differential output pair. LVDS interface levels. Differential output pair. LVDS interface levels. No connect...to internal input resistors. See Table 2, Pin Characteristics, for typical values. TABLE 2. PIN C...
Description Low phase noise, Fibre Channel LVPECL/LVDS Clock Generator

File Size 235.12K  /  16 Page

View it Online

Download Datasheet

    ICS
Part No. ICS9DB206
OCR Text differential HCSL output pairs * 1 differential clock input * CLK and nCLK supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, H...to-Cycle jitter: 110ps (maximum) * RMS phase jitter @ 100MHz, (1.5MHz - 22MHz): 2.42ps (typical) * 3...
Description High Performance 1-to-6 HCSL Jitter Attenuator for PCI Express?

File Size 237.04K  /  13 Page

View it Online

Download Datasheet

    MAXIM - Dallas Semiconductor
MAXIM[Maxim Integrated Products]
Part No. MAX9122 MAX9121 MAX9122EUE MAX9121ESE MAX9121EUE MAX9122ESE
OCR Text ...AX9121/MAX9122 quad low-voltage differential signaling (LVDS) differential line receivers are ideal for applications requiring high data rat...to receive data at speeds up to 500Mbps (250MHz) over controlledimpedance media of approximately 100...
Description Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout

File Size 228.78K  /  12 Page

View it Online

Download Datasheet

    INTEGRATED DEVICE TECHNOLOGY INC
Part No. ICS87158AF ICS87158AFT
OCR Text ... from ics. the ics87158 has one differential input (which can accept lvds, lvpecl, lvhstl, sstl, hcsl), six differential hcsl output pairs a...to 600mhz and can be used in any situation where differential-to-hcsl translation is required. f eat...
Description 87158 SERIES, LOW SKEW CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48

File Size 235.41K  /  16 Page

View it Online

Download Datasheet

    NB4N527S

ON Semiconductor
Part No. NB4N527S
OCR Text ...istors is ideal for translating differential or single?ended data or clock signals to 350 mv typical lvds output levels without use of any additional external components (figure 6). the device is offered in a small 3 mm x 3 mm qfn?16 packag...
Description 3.3V, 2.5Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/Translator with Internal Input Termination(带内部输入终端的3.3V, 2.5Gb/sAnyLevel到LVDS接收驱动缓冲译码

File Size 112.11K  /  10 Page

View it Online

Download Datasheet

    NB6N11S

ON Semiconductor
Part No. NB6N11S
OCR Text ...or description the nb6n11s is a differential 1:2 clock or data receiver and will accept anylevel input signals: lvpecl, cml, lvcmos, lvttl, or lvds. these signals will be translated to lvds and two identical copies of clock or data will be...
Description 3.3 V 1:2 AnyLevel Input to LVDS Fanout Buffer / Translator(3.3V 1:2 AnyLevel输入到LVDS输出缓冲译码

File Size 109.43K  /  9 Page

View it Online

Download Datasheet

For differential-to-lvcmos lvttl Found Datasheets File :: 1767    Search Time::2.454ms    
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | <10> | 11 | 12 | 13 | 14 | 15 |   

▲Up To Search▲

 




Price and Availability




 
Price & Availability of differential-to-lvcmos lvttl

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X
5.1170618534088