

ML7396A/B/E

Sub GHz band short range wireless transceiver IC

Overview

The ML7396 family (ML7396A (915MHz band), ML7396B (920MHz band), and ML7396E (868MHz band)) are ICs for transmitting/receiving data which integrate the RF, IF, MODEM and HOST interface sections into one chip for the specified low power radio communication. The ML7396 family is used for FCC PART15, ARIB STD-108(specified low-power radio station, 920MHz-band telemeter, telecontrol and data transmission radio equipment), ETSI EN 300 220 compliant radio station, and uses a packet transmission function of IEEE802.15.4d and IEEE802.15.4g.

Features

- Compliant to ARIB STD T-108 (ML7396B)
- Compliant to FCC Part15 (ML7396A)
- Compliant to ETSI EN 300-220 (ML7396E)
- High resolution modulation by using fractional-N PLL direct modulation.
- Modulation: GFSK / GMSK, FSK / MSK
 - (MSK is FSK transmission of modulation index: m=0.5)
- \bullet Data rates: 10 / 20 / 40 / 50 / 100 / 150 / 200 kbps and 400 kbps (option)
- Data coding: NRZ and Manchester codes
- Programable channel filter suited to data rates
- Programmable frequency deviation function
- TX and RX data inverse function
- 36MHz oscillator circuit
- TCXO direct inputs available
- Oscillator capacitance fine tuning function
- Frequency fine tuning function (using fractional-N PLL)
- Synchronous serial peripheral interface (SPI)
- On chip TX PA (20mW/10mW/1mW selectable)
- External TX PA control function
- RSSI indicator and threshold judgement function
- AFC function
- Antenna diversity function
- Test pattern generator (PN9, CW, 01 pattern, all"1", all"0")
- FEC function
- CRC32 (Note: This function is not compliant to IEEE802.15.4g.)
- IEEE802.15.4d/g support
 - Two 256-byte FIFOs (TX/RX common use)
 - Max packet length 2047 byte (IEEE802.15.4g mode)
 - o RX Preamble pattern detection function (Programmable between 1 to 15 byte)
 - o Programmable TX preamble length (Max 255 byte)
 - SFD generation and detection function (Max 4 byte)
 - Programmable CRC function (CRC32, CRC16-IBM, CRC16, CRC8 or no-CRC)
 - Whitening function
 - Address filtering function
 - o Automatic Acknowledge (Ack TX or RX) function
 - o FEC function (IEEE802.15.4g mode)
 - Note; Interleaving mode is not compliant to IEEE802.15.4g.



ML7396A/B/E

- Supply voltage: 1.8 to 3.6V (TX power 1mW mode) 2.3 to 3.6V (TX power 10mW mode) 2.6 to 3.6V (TX power 20mW mode) -40 to +85 °C • Operating temperature: • Current consumption (920MHz) Sleep mode 0.6 µA (Typ.) (registor value retention) 1.4mA (Typ.) Idle mode ΤX 20mW 32 mA (Typ.) 24 mA (Typ.) 10mW 1mW 13 mA (Typ.) RX 15 mA (Typ.) (@100kbps)
- Package
 - 40 pin WQFN P-WQFN40-0606-0.50 Pb free, RoHS compliant

Description Convention

Numbers description
 0xnn' indicates hexa decimal. '0bnn' indicates binary.

Example: 0x11=17(decimal), 0b11=3(decimal)

- 2) Registers description [<register name>: B<Bank No> <register address>] register
 - Example: [CLK_SET:B0 0x02] register Register name: CLK_SET Bank No: 0 Register address: 0x02

Example: **RATE[2:0] ([DATA_SET:B0 0x47(2-0)])** Bit name: RATE[2:0] Register name: DATA_SET Bank No: 0 Register address: 0x47 Bit location: bit2 to bit0

4) In this document

"TX" stands for transmittion. **"RX"** stands for reception.

■Block Diagram



■PIN Configuration



40 Pin WQFN

NOTE) GND pad in the middle of the IC is reverse side (name: GND PAD)

■PIN Definitions

Symbols

I _{RF}	: RF input
O_{RF}	: RF output
I _A	: Analog input
Ios	: Oscillator input
Oos	: Oscillator output
Ι	: Digital input
0	: Digital output
I/O	: Digital inout
Is	: Schmitt Trigger input

•RF and Analog pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function
30	LNA_P	Ι	I_{RF}	-	RF antenna input
27	PA_OUT	0	O _{RF}	-	RF antenna output
36	IND1	-	-	-	Pin for VCO inductor
37	IND2	-	-	-	Pin for VCO inductor
33	LP1	-	-	-	Pin for PLL loop filter
38	VB_EXT	-	-	-	Pin for smoothing capacitor for internal bias
25	ATEST1	Hi-Z	O _{RF}	-	Test pin for analog circuit. *Left open when in normal use
26	ATEST2	Hi-Z	O _{RF}	-	Test pin for analog circuit. *Left open when in normal use
24	A_MON	Hi-Z	O _{RF}	-	Analog monitor pin (*1)

[Description]

*1 Analog monitor signal can be configured by [RSSI/TEMP_OUT:B1 0x03] register, no signal assigned as default condition.

PIN DEFINITION(continued)

•SPI interface pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function
9	SDO	O/L	Ο	H or L	SPI data output
13	SDI	Ι	Is	H or L	SPI data input
11	SCLK	Ι	Is	P or N	SPI clock input
12	SCEN	Ι	Is	L	SPI chip enable L: enable H: disable
10	SINTN	O/H	0	L	SPI interrupt output L: interrupt occurs H: -

•DIO interface pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function		
15	DIO	O/L	I/O	H or L	DIO data input/output		
16	DCLK	O/L	0	P or N	DIO clock output		

•Regulator pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function	
2	REG_OUT	-	-	-	Regulator output (typ.1.5V) (Cap 10uF) Note: This pin will output 0V in the sleep state	
3	REG_CORE	-	-	-	Monitor pin for power supply to digital core(typ.1.5V) (Cap 10uF)	
1	VBG	-	-	-	Pin for decoupling capacitor pin (Cap 0.1uF)	
8	REGPDIN	Ι	Ι	Н	Power down pin for regulator * Fix to "L" for normal use	
28	REG_PA	-	-	-	Regulator output for PA block Note: This pin will output 0V in the sleep state	

PIN DEFINITION(continued)

•Miscellaneous pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function	
7	RESETN	Ι	Is	L	Hardware reset L: Hardware reset enable H: normal operation	
4	XIN	Ι	Ios	P or N	36MHz crystal pin1 *Fixed to GND in case of using external clock	
5	XOUT	О	Oos	P or N	36MHzcristal pin2 *Fixed to GND in case of using external clock	
6	ТСХО	Ι	I _A	-	External clock (TCXO) input pin. *Fixed to GND in case of using crystal oscillator	
20	ANT_SW	O/L	О	H or L or OD	Diversity control signal	
21	TRX_SW	O/L	0	H or L or OD	TX-RX switch signal	
19	TEST	Ι	Ι	Н	Test mode input Fixed to "L" for normal use	
17	DMON*1	0	0	Н	Digital monitor pin Primary function: Clock output (6MHz) Secondary function: PLL_LD output Third function: FIFO trigger output	
22	DCNT	O/L	0	H or L or OD	External TX PA control signal	
31,35	N.C.	-	-	-	Non connection	

[Description]

*1 Function of DMON pin can be selected by following condition. Clock output as a default. If clock output is not used, please select another function. Please refer to each register description for more details. Primary function will have higher priority when multiple function are configured simultaneously.

Function Name	Configuration register name	Address	Bit position (bit symbol)
CLK output	CLK_SET	B0 0x02	bit4 (CLKOUT_EN)
PLL_LD output	PLL_MON/DIO_SEL	B0 0x69	bit4 (PLL_LD)
FIFO trigger output	CRC_AREA/FIFO_TRG	B0 0x77	bit0 (FIFO_TRG_EN)

Configuration of DMON output

• Power supply pins

Pin No	Pin name	Reset state	I/O	Active Level	Detail function	
14,18	VDDIO	_/_	PWR	-	Power supply for digital IOs (Input voltage: 1.8V to 3.3V)	
40	VDD_REG	-/-	PWR	Power supply for regulator input (Input voltage: 1.8V to 3.3V)		
29	VDD_PA	-/-	PWR	 Power supply for PA block (Input voltage: 1.8V to.3.3V, depending mode) 		
32	VDD_RF	-/-	PWR	-	Power supply for RF blocks (REG_OUT is connected, typ.1.5V)	
23	VDD_IF	-/-	PWR	-	Power supply for IF block (REG_OUT is connected, typ.1.5V)	
34	VDD_CP	-/-	PWR	-	Power supply for charge pump (REG_OUT is connected, typ.1.5V)	
39	VDD_VCO	-/-	PWR	-	Power supply for VCO (REG_OUT is connected, typ.1.5V)	
EL	-	_/_	GND	-	GND PAD	

•Unused pins

Unused pins treatments are as follows:

Pin Name	Pin number	Recommended treatment
XIN	4	Fixed to GND (When TCXO is used)
XOUT	5	Fixed to GND (When TCXO is used)
TCXO	6	Fixed to GND (When crystal OSC is used)
ATEST1	25	Left OPEN
ATEST2	26	Left OPEN
A_MON	24	Left OPEN
ANT_SW	20	Left OPEN
DMON	17	Left OPEN *1
DCNT	22	Left OPEN

- *1 If not using DMON, it is necessary to stop clock out (default output on DMON) by CLKOUT_EN ([CLK_SET:B0 0x02(4)]). Left open with enableing clock out causes the performance down on RX sensitivity.
- Note: If input pins are high-impedence state and leave open, excess current could be drawn. Care must be taken that unused input pins and unused I/O pins should not be left open.

Electrical Characteristics

•Absolute maximum ratings

Item	Symbol	Condition	Rating	Unit
Power Supply (I/O) (*1)	V _{DDIO}		-0.3 to +4.6	V
Power Supply (RF) (*2)	V _{DDRF}		-0.3 to +2.0	V
Digital Input Voltage	V _{DIN}		-0.3 to V_{DDIO} +0.3	V
RF Input Voltage	V _{RFIN}		-1.0 to +2.0	V
Analog Input Voltage	V _{AIN}		-0.3 to V _{DDIO} +0.3	V
Analog Input Voltage2 (*3)	V _{AIN2}		-0.3 to V _{DDRF} +0.3	V
TCXO Input Voltage	VTCXO		-0.3 to +1.75	V
Digital Output Voltage	V _{DO}	Ta=-40 to 85 °C	-0.3 to V _{DDIO} +0.3	V
RF Output Voltage	V _{RFO}	GND=0V	-0.3 to V_{DDRF} +1.9	V
Analog Output Voltage	V _{AO}		-0.3 to V _{DDIO} +0.3	V
Analog Output Voltage2 (*4)	V _{AO2}		-0.3 to V _{DDRF} +0.3	V
Digital Input Current	I _{DI}		-10 to +10	mA
RF Input Current	I _{RF}		-2 to +2	mA
Analog Input Current	I _{AI}		-2 to +2	mA
Analog Input Current2 (*3)	I _{AI2}		-2 to +2	mA
TCXO Input Current	Ітсхо		-2 to +2	mA
Digital Output Current	I _{DO}		-8 to +8	mA
RF Output Current	I _{RFO}		-2 to +60	mA
Analog Output Current	I _{AO}		-2 to +2	mA
Analog Output Current2 (*4)	I _{AO2}		-2 to +2	mA
Power Dissipation	P _d	Ta=+25 °C	300	mW
Storage Temperature	T _{stg}	-	-55 to +150	°C

*1 VDD_IO, VDD_REG, VDD_PA pins
*2 VDD_RF, VDD_IF, VDD_VCO, VDD_CP pins
*3 XIN, TCXO pins

*4 XOUT pin

ML7396A/B/E

•Recommended operating conditions

Item	Symbol	Conditions	Min	Тур	Max	Unit
Power Supply (I/O)	V _{DDIO}	VDD_IO, VDD_REG pins	1.8	3.3	3.6	V
		VDD_PA pin TX power 1mW mode	1.8	3.3	3.6	V
Power Supply (PA)	V _{DDPA}	VDD_PA pin TX power 10mW mode	2.3	3.3	3.6	V
		VDD_PA pin TX power 20mW mode	2.6	3.3	3.6	V
Power Supply (RF) (*2)	V _{DDRF}	VDD_RF, VDD_IF, VDD_VCO, VDD_CP pins	1.4	1.5	1.6	V
Operating Temperature	T _a	-	-40	+25	+85	°C
Digital Input Rising Time	T _{IR}	Digital input pins (*1)	-	-	20	ns
Digital Input Falling Time	T _{IF}	Digital Input pins (*1)	-	-	20	ns
Digital Output Loads	C _{DL}	All Digital Output pins	-	-	20	pF
Master Clock1 Accuracy (Crystal)	F _{MCK1}	XIN, XOUT pins	-20ppm (*3)	36	+20ppm (*3)	MHz
Master Clock2 Accuracy (TCXO)	F _{MCK2}	TCXO pin	-20ppm (*3)	36	+20ppm (*3)	MHz
TCXO Input Voltage	V _{TCXO}	DC cut	0.8	-	1.5	Vpp
SPI clock frequency	F _{SCLK}	SCLK pin	0.032	2	16	MHz
SPI clock duty ratio	D _{SCLK}	SCLK pin	45	50	55	%
RF channel frequency	F _{RF}	LNA_P,PA_OUT pins	863	-	960	MHz

*1 Those pins with symbol I, Is at pin definition section

- *2 Use REG_OUT output of this LSI.
- *3 It's max.+10ppm and min.-10ppm at 10kbps setting.

[Note]

Electrical characteristics are in the above recommended operating conditions without special instruction.

* Following "Typ" value is not guaranteed value studied variation of IC but typical centre value.

•Power consumption

Item	Symbol	Conditions	Min	Typ (*2)	Max	Unit
Power Consumption (*1)	IDD1	Sleep state (Retaining register values)	-	0.6	3.0(*3)	μΑ
	IDD2	Idle state	-	1.4	3.0	mA
	IDD3	RF RX state (*4)	-	15.0	20.0	mA
	IDD4	RF TX state (1mW) (*4)	-	13.0	20.0	mA
	IDD5	RF TX state (10mW) (*4)	-	24.0	35.0	mA
	IDD6	RF TX state (20mW) (*4)	-	32.0	43.0	mA

*1 Power consumption is sum of current consumption of all power supply pins

*2 "Typ" value is centre value under condition of VDDIO=3.3V, 25 °C.

*3 This "Max" value is under condition of 25 °C. Other "Max" values are defind under recommended operating coditions.

*4 Current consumption when the data rate is 100kbps and the RF frequency is 920MHz.

ML7396A/B/E

•DC characteristics

Item	Symbol	Conditions	Min	Typ (*2)	Max	Unit
X7 1/ X / X7 1	VIH1	Digital input/inout pins	V _{DDIO} * 0.75	-	V _{DDIO}	V
Voltage Input High	VIH2	XIN pin	XIN pin V _{DDRF} *0.9			
Valtara Innut I and	VIL1	Digital input/inout pins	0	-	V _{DDIO} *0.18	V
vonage input Low	VIL2	XIN pin	0	-	V _{DDRF} *0.1	V
Schmitt trigger Threshold High level	VT+	RESETN pin SDI, SCLK, SCEN pins	-	1.2	V _{DDIO} *0.75	V
Schmitt Trigger Threshold Low level	VT-	ESETN pin SDI, SCLK, SCEN pins	V _{DDIO} *0.18	0.8	-	V
	IIH1	Digital input/inout pins	-1	-	1	μΑ
Input Leakage Current	IIH2	XIN pin	-0.3	-	0.3	μΑ
	IIL1	Digital input/inout pins	-1	-	1	μΑ
	IIL2	XIN pin	-0.3	-	0.3	μΑ
Tri-state Output Leakage	IOZH1	Digital inout pins	-1	-	1	μΑ
Current	IOZL1	Digital inout pins	-1	-	1	μΑ
Voltage Output Level H	VOH	IOH=-4mA /-2mA (*1)	V _{DDIO} *0.8	-	V _{DDIO}	V
Voltage Output Level L	VOL	IOL=4mA /2mA (*1)	0	-	0.3	V
Regulator output	REG CORE	Sleep state	0.95	1.3	1.65	V
Voltage	(*2)	Other states	1.40	1.5	1.60	V
	CIN	Input pins	-	6	-	pF
Dia Conscitones	COUT	Output pins	-	9	-	pF
	CRFIO	RF inout pins	-	9	-	pF
	CAI	Analog input pins	-	9	-	pF

*1 DMON pin is IOH=-2mA/2mA

*2 REG_CORE pin and REG_OUT pin. REG_OUT pin becomes 0V when in sleep state.

•RF characteristics

Data Rate	: 10kbps/ 20kbps/ 40kbps/ 50kbps/100kbps/ 150kbps/200kbps/ 400kbps
Modulation scheme	: GFSK
Channel spacing	: 200kHz/400kHz/600kHz
Frequency	: Support 750MHz to 1GHz by changing L/C components between IND1 and IND2 pins
Others	Definition point is a antenna connector in the reference circuit.
	: RF characteristics out of below table include 400kbps (option) are available as reference data
	separately.

[TX]

Item	Condition	Min	Тур	Max	Unit
TYD	20mW (13dBm) mode	9	13	15	dBm
1 X Power	10mW (10dBm) mode	6	10	12	dBm
	1mW (0dBm) mode	-4	0	2	dBm
Frequency deviation setting		_	-	2 250	kHz
range [Fdev] (*1)				2,230	KTIZ
920MHz band (920.5MHz to 928.	1MHz)				
Occupied bandwidth	n : number of channel	-	-	200 * n	kHz
Power at channel edge	20mW mode (920.5MHz to 922.3MHz)	-	-	-7	dBm
i ower at channel euge	10mW mode	-	-	-10	dBm
	1mW mode	-	-	-20	dBm
Adjacent Channel Power	20 mW mode ± 1 ch, bandwidth 200 kHz)	-	-33	-15	dBm
Adjacent Channel I ower	10mW mode +/-1ch bandwidth: 200kHz	-	-39	-18	dBm
	1mW mode +/-1ch bandwidth: 200kHz	-	-47	-26	dBm
Spurious emission level	710MHz or lower, 100kHz band	-	-65	-36	dBm
(20mW mode)	Higher than 710MHz to 900MHz, 1MHz band	-	-70	-55	dBm
	Higher than 900MHz to 915MHz, 100kHz band	-	-72	-55	dBm
	Higher than 915MHz to 930MHz, 100kHz band (Excluding within 200 + 100*n kHz above and below the channel frequency, however, within 100 + 100*n kHz above and below for 920.5MHz to 922.3MHz. n is the number of concurrently used channels)	-	-51	-36	dBm
	Higher than 930MHz to 1000MHz, 100kHz band	-	-70	-55	dBm
	Higher than 1000MHz to 1215MHz, 1MHz band	-	-75	-45	dBm
	Higher than 1215MHz, 1MHz band (2nd harmonics or higher)	-	-40	-30	dBm
915MHz band (902MHz to 928M	Hz)				
6dB bandwidth	Frequency deviation=171kHz	500	-	-	kHz
Power spectrum density	20mW mode, frequency deviation = 171kHz, 3kHz band	-	-	8	dBm
Spurious emission level	900MHz or lower	-	-65	-56	dBm
(20mW mode)	Higher than 960MHz (2nd harmonics or higher)	-	-50	-41	dBm
868MHz band (863MHz to 870M	Hz) (*2)				
Spurious emission level (10mW mode)	Higher than 1000MHz (2nd harmonics or higher)	-	-35	-30	dBm

*1 While the setting range is described as above, the possible maximum value depends on the RF channel frequency to be used. RF channel frequency ± frequency deviation should not include a multiple of 36MHz (864MHz, 900MHz, 936MHz, and so on).

Example) For 902MHz, 2,000kHz is a possible maximum frequency deviation value.

*2 863.5MHz to 866.2MHz cannot be used. For details, refer section "Programing Channel Frequency."

ML7396A/B/E

[RX]

Item	Condition	Min	Тур	Max	Unit
920MHz band (920.5MHz to 928	.1MHz)				
Minimum DV consistents	50kbps mode (*1)	-	-108	-102	dBm
Minimum KX sensitivity	100kbps mode (*1)	-	-106	-100	dBm
DEK~0.170	200kbps mode (*1)	-	-102	-97	dBm
Maximum input level	50kbps mode/100kbps mode/200kbps mode	0	-	-	dBm
	50kbps mode	20	35	-	dB
Adjacent channel selectivity	100kbps mode	20	35	-	dB
	200kbps mode	20	35	-	dB
	50kbps mode	30	45	-	dB
Alternate channel selectivity	100kbps mode	30	45	-	dB
-	200kbps mode	30	45	-	dB
Minimum energy detection level [ED value]		-	-	-100	dBm
Energy detection range	Dynamic range	60	70	-	dB
Energy detection accuracy		-6	-	+6	dB
Samiana amiasian lanal	710MHz or lower, 100kHz band	-	<-93	-54	dBm
A BID T108 maggirgement	Higher than 710MHz to 900MHz, 1MHz band	-	<-83	-55	dBm
ARIB 1108 measurement	Higher than 900MHz to 915MHz, 100kHz band	-	<-93	-55	dBm
0150MHz 0160MHz	Higher than 915MHz to 930MHz, 100kHz band	-	-63	-54	dBm
913.9WHZ~910.9WHZ 020 5MHz 020 7MHz	Higher than 930MHz to 1000MHz, 100kHz band	-	<-93	-55	dBm
920.5WITIZ~929.7WITIZ	Higher than 1000MHz	-	-57	-47	dBm
915MHz band (902MHz to 928M	[Hz]			•	
	100kbps mode (modulation index = 1) (*1)	-	-106	-99	dBm
	150kbps mode (modulation index = 0.5) (*1)	-	-102	-96	dBm
Minimum receiver sensitivity	200kbps mode (modulation index = 1) (*1)	-	-102	-96	dBm
BER<0.1%	100kbps mode (frequency shift: 171kHz)	-	-100	-87	dBm
	150kbps mode (frequency shift: 171kHz)	-	-97.5	-84	dBm
	200kbps mode (frequency shift: 171kHz)	-	-96.5	-83	dBm
868MHz band (863MHz to 870M	[Hz) (*2)			•	
Minimum receiver consistivity	50kbps mode (*1)	-	-108	-102	dBm
DED <0.19/	100kbps mode (*1)	-	-106	-100	dBm
DER~0.170	200kbps mode (*1)	-	-102	-97	dBm
Calletarel amission lavel	1000MHz or lower (local frequency)	-	-63	-57	dBm
Conateral emission level	Higher than 1000MHz	-	-57	-47	dBm

*1 When NBO_SEL([DATA_SET:B0 0x47(7)])=0b0.
*2 863.5MHz to 866.2MHz cannot be used. For details, refer section "Programing Channel Frequency."

ML7396A/B/E

•SPI interface characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
SCLK clock frequency	FSCLK		0.032	2	16	MHz
SCEN input setup time	TSSNSU		30	-	-	ns
SCEN input hold time	TSSNH		30	-	-	ns
SCLK high pulse width	TWSCKH	T 1 1	28	-	-	ns
SCLK low pulse width	TWSCKL	Load capacitance CI = 20 nF	28	-	-	ns
SDI input setup time	Tsdisu	CE 20pi	5	-	-	ns
SDI input hold time	Tsdih		15	-	-	ns
SCEN negate interval	Tssnai		60	-	-	ns
SDO output delay time	Tsdo		-	-	22	ns

[Note]

All timing parameter is defined at voltage level of $V_{DDIO} * 20\%$ and $V_{DDIO} * 80\%$.



ML7396A/B/E

•DIO interface characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
DIO input setup time (Rising edge synchronization)	Tdisu		1	-	-	μs
DIO input setup time (Falling edge synchronization)	Tdisu2		0	-	-	μs
DIO input hold time (Rising edge synchronization)	Tdih		0	-	-	ns
DIO input hold time (*3) (Falling edge synchronization)	TDIH2		10 5 2.5	-	-	μs
DIO Output hold time	T _{DOH}	Load capacitance CL=20pF	20	-	-	ns
DCLK frequency (*1) (*3) (TX)	F _{DCLK1}		-20ppm	50 100 200	+20ppm	kHz
DCLK frequency (*2) (*3) (RX)	F _{DCLK2}		-4%	50 100 200	+4%	kHz
DCLK output duty ratio (TX)	D _{DCLK}		-	50	-	%
DCLK output duty ratio (RX)	D _{DCLK}		40	-	60	%

*1 DCLK clock frequency in TX mode will be varied depending on the variance of master clock frequency.

*2 DCLK clock frequency in RX mode will be varied by reproduced clock and its jitter.

*3 These characteristics are depend on the setting to the RATE [2:0] ([DATA_SET:B0 0x47(2-0)].

(upper: 50kbps, mid: 100kbps, lower: 200kbps)

[Note]

All timing parameter is defined at voltage level of V_{DDIO} * 20% and V_{DDIO} * 80%



(*1) Timing when ML7396 takes the DIO input.

(*2) For the falling edge synchronization, the first two bits of DIO input have the same data, refer section "TX mode (with DIO mode)"

•Clock output characteristics

Clock output can be controled by [CLK_SET:B0 0x02] register (Initial value:enable), Clock output from DMON pin.

Item	Symbol	Со	ndition	Min	Тур	Max	Unit
Clock output frequency	F _{CLKOUT}		-	0.0088	6	36	MHz
Clock output duty ratio (*1)	D _{CLKOUT}	Load capacitance CL=20nF	12MHz	30	-	70	%
		CL-20pr	Other than above	48	50	52	%

*1 Duty ratio will be H:L = 1:2 when output frequency is 12MHz.. Refer [CLK_OUT: B0 0x03] register ().



•Reset

Item	Symbol	Condition	Min	Тур	Max	Unit
RESETN delay time (Power on)	T _{RDL}	All power supply pins (After power on)	1.5	-	-	ms
RESETN pulse period (When starting from VDDIO=0V)	T _{RPW}		200	-	-	ns
RESETN pulse period 2 (*1) (When starting from VDDIO≠0V)	Trpw2	VDD>1.8V	1.5	-	-	ms
RESETN rising period	Trrst		-	-	1	ms



(*1) When starting from VDDIO≠.0V, input a pulse to the RESETN signal after VDDIO exceeds 1.8V.

ML7396A/B/E

•Power on sequence

Item	Symbol	Condition	Min	Тур	Max	Unit
Power on time	T _{PWON}	Power on state (All power supply pins)	-	-	5	ms



Registers

•Register map

It is consist of 3bank, BANK0, BANK1, BANK2. Each BANK has address space of 0x00 to 0x7F, 128 byte in total. The space shown as gray highlighted part is not implemented in LSI or reserved bits. TX/RX FIFO is implemented in PHY block, those register except for FIFO is implemented in SPI block. The address not exist in the memory map is not accessible. Also, the address is not accessible during the VCO calibration.

In each BANK, there are some registers that can not be access unless give access allowance by TST_ACEN ([BANK_SEL: B0/B1/B2 0x00(7)] =0b1. Such registers are marked with "#" in the following list. The TST_ACEN enable setting is required in the initial setting or test mode setting, but it is recommended to set disable when in normal operation to avoid miss-setting.

For registers whose setting value is specified by the "ML7396Family_InitialRegisterSetting" file, please set the value shown in the file.



: Implemented as functionable register : Implemented as reserved bits

BANK0

Addaman	Symbol				В	lit				Description		
Address	(# test register)	7	6	5	4	3	2	1	0	Description		
0x00	BANK SEL	-								Register access bank selection		
0x01	RST SET	1								Software reset setting		
0x02	CLK SET	1								Clock configuration		
0x03	CLKOUT	1								CLKOUT frequency setting		
0x04	RATE SET1									Data rate conversion setting 1		
0x05	RATE SET2									Data rate conversion setting 2		
0x06-0x07	Reserved									Reserved		
0x08	#ADC CLK SET									RSSI ADC clock frequency setting		
0x09-0x0a	Reserved	-								Reserved		
0x0b	#OSC ADJ	-								Load capacitor adjustment for oscillation circuit		
0x0c	#RF TEST MODE									TX test pattern setting		
0x0d-0x0e	Reserved									Reserved		
0x0f	# PHY STATE	-								PHY status indication		
0x10	#FIFO BANK									FIFO bank indication		
0x11	#PLL LOCK DETECT									PLL lock detection configuration		
0x12	CCA IGNORE LEVEL	-								ED threshold level setting for excluding CCA judgement		
0x12	CCA LEVEL									CCA threshold level setting		
0x13	CCA_ABORT									Timing setting for forced termineation of CCA operation		
0x14 0x15	CCA CNTRI									CCA control setting and result indication		
0x15	ED RSIT									ED (Energy Detection) value indication		
0x10	IDLE WAIT I									IDLE detection period setting during CCA (low shits)		
0x17	IDLE_WAIT_L									IDLE detection period setting during CCA (high 2bits)		
0x10	IDLL_WAIT_II									IDLE detection period setting during CCA (low byte)		
0x19	CCA_PROG_H									IDLE judgement elensed time indication during CCA (low byte)		
0x1a	ED CNTPI	-								ED detection control setting		
0x10	CAIN Mtol									Threshold level setting for switching middle gain to leve gain		
0x1c	GAIN_I toM	-								Threshold level setting for switching low gain to middle gain		
0x1u	GAIN HtoM	-								Gain undate setting and threshold level setting for switching high gain to middle gain		
	CAIN MtoH									Threshold lovel setting for switching middle gain to high gain		
0x11		-								PSSL offset value setting during middle gain to high gain		
0x20	RSSI_ADJ_M									RSSI offset value setting during low gain operation		
0x21	RSSI_ADJ_L	-								Time parameter for PSSI value become stable after gain switch		
0x22	DOGLIVAL ADI	-								PSSI goals factor acting for ED value conversion		
0x23	NT SOUDCE CDD1	-								EIEO alage gatting and interment status for INITO0 to INITO5		
0x24	INT_SOURCE_GRP1									FIFO clear setting and interrupt status for IN 100 to IN 105		
0x23	INT_SOURCE_GRP2	-								Interrupt status for INT16 to INT13		
0x26	INT_SOURCE_GRP3									Interrupt status for INT16 to INT25		
0x27	INI_SOURCE_GRP4									Interrupt status for IN124 and IN125		
0x28	PD_DATA_REQ									Data transmission request status indication		
0x29	PD_DATA_IND									Data reception status indication		
0x2a	INT_EN_GRP1									Interrupt mask for IN100 to IN105		
0x2b	INT_EN_GRP2									Interrupt mask for IN108 to IN115		
0x2c	INT_EN_GRP3									Interrupt mask for IN116 to IN123		
0x2d	INI_EN_GRP4									DE changed with a setting for her 2st		
0x2e	CH_EN_L									RF channel enable setting for low 8ch		
0x2f	CH_EN_H									KF channel enable setting for high 8ch		
0x30	IF_FKEQ_AFC_H									IF frequency setting during AFC operation (high byte)		
0x31	IF_FKEQ_AFC_L	\vdash								IF frequency setting during AFC operation (low byte)		
0x32	BPF_AFC_ADJ_H									Bandpass filter capacitance adjustment during AFC operation (high 2bits)		
0x33	BPF_AFC_ADJ_L	-	-							Bandpass filter capacitance adjustment during AFC operation (low byte)		
0x34	AFC_CNTRL									AFC control setting		
0x35	IX_ALARM_LH									TX FIFO tull level setting		
0x36	IX_ALAKM_HL	⊢			<u> </u>		<u> </u>			IX FIFO empty level setting		
0x37	KX_ALARM_LH									RX FIFO full level setting		

FEDL7396A/B/E-07

ML7396A/B/E

BANK0 (continued)

Address	Symbol				В	Bit				Description
Address	(# test register)	7	6	5	4	3	2	1	0	Description
0x38	RX_ALARM_HL									RX FIFO empty level setting
0x39	PREAMBLE_SET									Preamble pattern setting
0x3a	SFD1_SET1									SFD pattern #1 1 st byte setting (max 4byte)
0x3b	SFD1 SET2									SFD pattern #1 2 nd byte setting (max 4byte)
0x3c	SFD1_SET3									SFD pattern #1 3 rd byte setting (max 4byte)
0x3d	SFD1_SET4									SFD pattern #1 4 th byte setting (max 4byte)
0x3e	SFD1_SET1									SFD pattern #2 1 st byte setting (max 4byte
0x3f	SFD2_SET2									SFD pattern #2 2 nd byte setting (max 4byte)
0x40	SFD2_SET3									SFD pattern #2 3 rd byte setting (max 4byte)
0x41	SFD2_SET4									SFD pattern #2 4 th byte setting (max 4byte)
0x42	TX_PR_LEN									TX preamble length setting
0x43	RX_PR_LEN/SFD_LEN									RX preamble setting and SFD length setting
0x44	SYNC_CONDITION									Bit error tolerance setting in RX preamble and SFD detection
0x45	PACKET_MODE_SET									Packet configuration
0x46	FEC/CRC_SET									FEC and CRC configuration
0x47	DATA_SET									Data configuration
0x48	CH0_FL									Channel #0 frequency (F-counter) setting (low byte)
0x49	CH0_FM									Channel #0 frequency (F-counter) setting (middle byte)
0x4a	CH0_FH									Channel #0 frequency (F-counter) setting (high 4bits)
0x4b	CH0_NA									Channel #0 frequency (N-counter and A-counter) setting
0x4c	CH_SPACE_L									Channel space setting (low byte)
0x4d	CH_SPACE_H									Channel space setting (high byte)
0x4e	F_DEV_L									GFSK frequency deviation setting (low byte)
0x4f	F_DEV_H									GFSK frequency deviation setting (high byte)
0x50	ACK_TIMER_L									Ack timer setting (low byte)
0x51	ACK_TIMER_H									Ack timer setting (high byte)
0x52	ACK_TIMER_EN									Ack timer control setting
0x53	ACK_FRAME1									Ack Frame Control Field (2bytes) setting (low byte)
0x54	ACK_FRAME2									Ack Frame Control Field (2bytes) setting (high byte)
0x55	AUTO_ACK_SET									Auto_Ack function setting
0x56-x58	Reserved									Reserved
0x59	GFIL00 / FSK_FDEV1									Gaussian filter coefficient setting 1 / FSK 1st frequency deviation setting
0x5a	GFIL01 / FSK_FDEV2									Gaussian filter coefficient setting 2 / FSK 2nd frequency deviation setting
0x5b	GFIL02 / FSK_FDEV3									Gaussian filter coefficient setting 3 / FSK 3rd frequency deviation setting
0x5c	GFIL03 / FSK_FDEV4									Gaussian filter coefficient setting 4 / FSK 4 th frequency deviation setting
0x5d	GFIL04									Gaussian filter coefficient setting 5
0x5e	GFIL05									Gaussian filter coefficient setting 6
0x5f	GFIL06									Gaussian filter coefficient setting 7
0x60	GFIL07									Gaussian filter coefficient setting 8
0x61	GEIL08									Gaussian filter coefficient setting 9
0x62	GEIL 09									Gaussian filter coefficient setting 10
0x62	GEIL 10									Gaussian filter coefficient setting 11
0x03	CEIL 11									Caussian filter coefficient setting 12
0x04	OFILII ECV. TIME1						-			Caussian Intel coefficient setting 12
0x65	FOK_TIME1	<u> </u>	FSK 5 Irequency deviation (FDEV3) hold time setting							
0x66	FSK_HME2						-			FSK 2 Trequency deviation (FDEV2) hold time setting
0x67	FSK_TIME3									FSK 1 st trequency deviation (FDEV1) hold time setting
0x68	FSK_TIME4									FSK no-deviation frequency (carrier frequency) hold time setting

FEDL7396A/B/E-07

ML7396A/B/E

BANK0 (continued)

Address	Symbol		Bit							Decorintion	
Address	(# test register)	7	6	5	4	3	2	1	0	Description	
0x69	PLL_MON/DIO_SEL									PLL lock detection signal output control and DIO mode configuration	
0x6a	FAST_TX_SET									TX trigger level setting in FAST_TX mode	
0x6b	CH_SET									RF channel setting	
0x6c	RF_STATUS									RFstate setting and status indication	
0x6d	2DIV_ED_AVG				_					Average number setting for ED calculation during 2 diversity	
0x6e	2DIV_GAIN_CNTRL									Gain control setting during 2 diversity	
0x6f	2DIV_SEARCH									2 diversity search mode and search time setting	
0x70	2DIV_FAST_LV									ED threshold level setting during 2 diversity FAST mode	
0x71	2DIV_CNTRL									2 diversity setting	
0x72	2DIV_RSLT									2 diversity resurt indication and forced antenna control setting	
0x73	ANT1_ED									Acquired ED value by antenna 1	
0x74	ANT2_ED									Acquired ED value by antenna 2	
0x75	RF_CNTRL_SET									RF control pin configuration (ANT_SW, TRX_SW,DCNT)	
0x76	Reserved									Reserved	
0x77	CRC_AREA/FIFO_TRG									CRC calculation field and FIFO trigger setting	
0x78	RSSI_MON									RSSI value indication	
0x79	TEMP_MON									Temperature indication	
0x7a	PN9_SET_L									PN9 initialized status setting / randum number indication (low byte)	
0x7b	PN9_SET_H									PN9 initialized status setting / randum number indication (high 1bit) and PN9 enable control	
0x7c	RD_FIFO_LAST									FIFO remaining size or FIFO address indication	
0x7d	Reserved									Reserved	
0x7e	WR_TX_FIFO									TX FIFO	
0x7f	RD_RX_FIFO									RX FIFO	

BANK1

A data an	Comple al				В	lit				Description			
Address	Symbol	7	6	5	4	3	2	1	0	Description			
0x00	BANK_SEL									Register access bank selection			
0x01	DEMOD_SET									Demodulator setting			
0x02	RSSI_ADJ									RSSI value adjustment			
0x03	RSSI/TEMP_OUT									RSSI and Temperature data output setting			
0x04	PA_ADJ1									PA adjustment 1 st setting			
0x05	PA_ADJ2									PA adjustment 2 nd setting			
0x06	PA_ADJ3									PA adjustment 3 rd setting			
0x07	PA_CNTRL									External PA control and PA mode setting			
0x08	SW_OUT/RAMP_ADJ									ANT_SW/TRX_SW configuration and PA ramping up adjustment			
0x09	PLL_CP_ADJ									PLL charge pump current adjustment			
0x0a	IF_FREQ_H									IF frequency setting (high byte)			
0x0b	IF_FREQ_L									IF frequency setting (low byte)			
0x0c	IF_FREQ_CCA_H									IF frequency setting during CCA operation (high byte)			
0x0d	IF_FREQ_CCA_L									IF frequency setting during CCA operation (low byte)			
0x0e	BPF_ADJ_H									Bandpass filter bandwidth adjustment (high 2bits)			
0x0f	BPF_ADJ_L									Bandpass filter bandwidth adjustment (low byte)			
0x10	BPF_CCA_ADJ_H									Bandpass filter bandwidth adjustment during CCA operation (high 2bits)			
0x11	BPF_CCA_ADJ_L									Bandpass filter bandwidth adjustment during CCA operation (low byte)			
0x12	RSSI_LPF_ADJ									RSSI lowpass filter adjustment			
0x13	PA_REG_FINE_ADJ									PA regulator fine adjustment			
0x14	IQ_MAG_ADJ									IF I/Q amplitude balance adjustment			
0x15	IQ_PHASE_ADJ									IF I/Q phase balance adjustment			
0x16	VCO_CAL_MIN_FL									VCO calibration low limit frequency setting (low byte)			

FEDL7396A/B/E-07

ML7396A/B/E

BANK1 (continued)

م م مار ا	Sumbol				В	it				Description			
Address	Symbol	7	6	5	4	3	2	1	0	Description			
0x17	VCO CAL MIN FM									VCO calibration low limit frequency setting (middle byte)			
0x18	VCO CAL MIN FH									VCO calibration low limit frequency setting (high 4bits)			
0x19	VCO CAL MAX N									VCO calibration upper limit frequency setting			
0x1a	VCO_CAL_MIN									VCO calibration low limit value indication and setting			
0x1b	VCO_CAL_MAX									VCO calibration upper limit value indication and setting			
0x1c	VCO_CAL									VCO calibration value indication and setting			
0x1d	VCO_CAL_START									VCO calibration execution			
0x1e	BPF_ADJ_OFFSET									BPF adjustment offset value indication			
0x1f-0x2a	Reserved									Reserved			
0x2b	# ID_CODE									ID code indication			
0x2c-0x32	Reserved									Reserved			
0x33	#PA REG ADJ1									PA regulator adjustment (1st setting)			
0x34	# PA_REG_ADJ2									PA regulator adjustment (2nd setting)			
0x35	# PA_REG_ADJ3									PA regulator adjustment (3rd setting)			
0x36-0x39	Reserved									Reserved			
0x3a	# PLL_CTRL									PLL setting			
0x3b-0x3e	Reserved									Reserved			
0x3f	# RX_ON_ADJ2									RX_ON timing adjustment #2			
0x40-0x48	Reserved									Reserved			
0x49	# LNA_GAIN_ADJ_M									LNA gain adjustment during middle gain operation			
0x4a	# LNA_GAIN_ADJ_L									LNA gain adjustment during low gain operation			
0x4b-0x4c	Reserved									Reserved			
0x4d	# MIX_GAIN_ADJ_H									Mixer gain adjustment during high gain operation			
0x4e	# MIX_GAIN_ADJ_M									Mixer gain adjustment during middle gain operation			
0x4f	# MIX_GAIN_ADJ_L									Mixer gain adjustment during low gain operation			
0x50-0x54	Reserved									Reserved			
0x55	#TX_OFF_ADJ1									TX_OFF ramping down adjustment			
0x56-0x59	Reserved									Reserved			
0x5a	# RSSI_SLOPE_ADJ									RSSI slope adjustment			
0x5b-0x7f	Reserved									Reserved			

BANK2

Address	Symbol		Bit							Description			
Audress	Symbol	7	6	5	4	3	2	1	0	Description			
0x00	BANK_SEL									Register access bank selection			
0x01-0x11	Reserved									Reserved			
0x12	# SYNC_MODE									Bit synchronization mode setting			
0x13-0x1d	Reserved									Reserved			
0x1e	#PA_ON_ADJ									PA_ON timing adjustment			
0x1f	# DATA_IN_ADJ									DATA enable timing adjustment			
0x20-0x21	Reserved									Reserved			
0x22	# RX_ON_ADJ									RX_ON timing adjustment			
0x23	Reserved									Reserved			
0x24	# RXD_ADJ									RXD timing adjustment			
0x25-0x29	Reserved									Reserved			
0x2a	RATE_ADJ1									Demodulator adjustment for optional data rate (low byte)			
0x2b	RATE_ADJ2									Demodulator adjustment for optional data rate (high 2 bits)			
0x2c	#RAMP_CNTRL									Ramp control enable setting			
0x2d-0x5f	Reserved									Reserved			
0x60	ADDFILCNTRL									Address filtering function setting			
0x61	PANID_L									PANID setting for address filtering function (low byte)			
0x62	PANID_H									PANID setting for address filtering function (high byte)			
0x63	64ADDR1									64bit address setting for address filtering function (1 st byte)			
0x64	64ADDR2									64bit address setting for address filtering function (2 nd byte)			
0x65	64ADDR3									64bit address setting for address filtering function (3 rd byte)			
0x66	64ADDR4									64bit address setting for address filtering function (4 th byte)			
0x67	64ADDR5									64bit address setting for address filtering function (5 th byte)			
0x68	64ADDR6									64bit address setting for address filtering function (6 th byte)			
0x69	64ADDR7									64bit address setting for address filtering function (7 th byte)			
0x6a	64ADDR8									64bit address setting for address filtering function (8 th byte)			
0x6b	SHT_ADDR0_L									Short address #0 setting for address filtering function (low byte)			
0x6c	SHT_ADDR0_H									Short address #0 setting for address filtering function (high byte)			
0x6d	SHT_ADDR1_L									Short address #1 setting for address filtering function (low byte)			
0x6e	SHT_ADDR1_H									Short address #1 setting for address filtering function (high byte)			
0x6f	DISCARD_COUNT_L									Discarded packet number indication by address filtering (low byte)			
0x70	DISCARD_COUNT_H									Discarded packet number indication by address filtering (high byte)			
0x71-0x7f	Reserved									Reserved			

FEDL7396A/B/E-07

ML7396A/B/E



Functional Description

• SPI

ML7396 family has a Serial Peripheral Interface (SPI), which supports slave mode. Host MCU can read/write to the ML7396 registers and on-chip FIF using MCU clock. Single access mode and burst access mode are also supported.

[Single access mode]

In write operation, data will be stored into internal register at rising edge of clock which is capturing D0 data. During write operation, if setting SCEN line to "H", the data will not be sotred into register.





[Note]

When using IEEE802.15.4d mode, it is need to read "Length+1" bytes of data from RX FIFO for switching the FIFO banks correctly. After reading Lngth bytes of data, need to access [RD_RX_FIFO:B0 0x7F] register once more. (The last byte is invalid data.)

[Burst access mode]

By maintaining SCEN as L, Burst access mode will be active. By setting SCEN line to "H", exiting from the burst access mode. During burst access mode, address will be automatically incremented.

When SCEN become H before Clock for D0 is input, data transaction will be aborted.

[Note]

If destination is [WR_TX_FIFO:B0 0x7E] or [RD_RX_FIFO:B0 0x7F] register, address will not be incremented. And continuous FIFO access is possible.

[Write]



[Note]

When using IEEE802.15.4d mode, it is need to read "Length+1" bytes of data from RX FIFO for switching the FIFO banks correctly. (The last byte is invalid data.)

•AFC function

ML7396 family supports AFC function during RX operation. Frequency deviation (max ± 20 ppm) between remote device and local device can be compensated by this function. Using this function, stable RX sensitivity and interference blocking performance can be achieved.

This function can be activated by setting AFC_EN ([AFC_CNTRL:B0 0x34(0)]) =0b1

This is not supported for optional data rate. (other than 50/100/150/200/400kbps) When using optional data rate, AFC_EN should be set to 0b0.

•FIFO

ML7396 family has on-chio two 256byte FIFOs as TX -RX buffer. However, one FIFO can store only one packet. (one packet cannot use two FIFOs).

During RX, RX data is stored in a FIFO (byte by byte), and the host MCU wil read RX data through SPI. Duting TX, the host MCU write TX data to a FIFO (byte by byte) through SPI and tenasmitting through RF.

Followings show the data format stored in FIFO.

As described below, input data format will be different according to the setting value to IEEE_MODE ([PACKET MODE_SET:B0 0x45(1)]). (Regardless of IEEE_MODE, preamble and SFD bits are not stored into FIFOs)

[IEEE802.15.4g mode] (IEEE_MODE =0b1)



[Note; Length, CRC and ED value will be stored into data strage area other than FIFO.]

[IEEE802.15.4d mode] (IEEE MODE =0b0)



[Note; Length, CRC and ED value will be stored into data strage area other than FIFO.]

Writeing or reading FIFO will be done through SPI with burst access. TX data is written to [WR_TX_FIFO:B0 0x7E] register, and RX data is read from [RD_RX_FIFO:B0 0x7F] register. Continuous access increments internal FIFO address automatically. If burst access is suspended during write or read operation, address will be kept until the packet will beagain.

Two FIFOs (bank0, bank1) will be accessed one by another. If the host MCU writes TX data to a FIFO during RX, RX FIFO will use only single FIFO. Control of switching FIFO banks will be done automatically. FIFO status can be checked by [PD_DATA_REQ:B0 0x28] or [PD_DATA_IND:B0 0x29] register.

- 1. When using IEEE802.15.4d mode, it is need to read "Length+1" bytes of data from RX FIFO for switching the FIFO banks correctly. (The last byte is invalid data.)
- 2. In both TX and RX, Length indicates PSDU length including CRC field. (not including ED fieled if selected) However during TX, the host MCU writes PSDU excluding CRC field to a FIFO. During RX, the host MCU should read Lngth field, user data field and CRC fieled from a FIFO.

OTX FIFO usage notification function

This function is to notice un-transmitted data in TX_FIFO (FIFO usage) to the MCU using SINTN (interrupt) pin (#10) and/or DMON pin (#17). If un-transmitted data in TX_FIFO (FIFO usage) exceeds the full level threshold set by [TX_ALARM_LH:B0 0x35] register, SINTN pin will become "L" (FIFO-Full interrupt) and/or DMON pin will become "H". And if the TX_FIFO usage is equal to or less than the empty threshold level set by [TX_ALARM_HL:B0 0x36] register, SINTN will become "L" (FIFO-Empty interrupt) and/or DMON pin will become "L".

If re-generating the FIFO-Full interrupr (INT[05], group1), after clearing the interrupt, once the TX_FIFO usage should be equal or less than the empty level. If re-generating the FIFO-Empty interrupt (INT[04], group1), after clearing the interrupt, one the TX_FIFO usage exceeds the full level threshold.



- 1. <u>At default setting, DMON pin is configured as CLKOUT output. If using DMON pin as this function, CLKOUT_EN</u> ([CLK_SET:B0 0x02(4)]) =0b0 and FIFO_TRG_EN ([CRC_AREA/FIFO_TRG:B0 0x77(0)])=0b1 are required.
- 2. Each threshold should set as [TX ALARM LH:B0 0x35] (full level) > [TX ALARM HL:B0 0x36] (empty level).

ORX FIFO usage notification function

This function is to notice un-read data in RX_FIFO (FIFO usage) to the MCU using SINTN (interrupt) pin (#10) and/or DMON pin (#17). If un-read data in RX_FIFO (FIFO usage) exceeds the full level threshold set by [RX_ALARM_LH:B0 0x37] register, SINTN pin will become "L" (FIFO-Full interrupt) and/or DMON pin will become "H". And if the RX_FIFO usage is equal to or less than the empty threshold level set by [RX_ALARM_HL:B0 0x38] register, SINTN will becom "L" (FIFO-Empty interrupt) and/or DMON pin will become "L".

If re-generating the FIFO-Full interrupt (INT[05], group1), after clearing the interrupt, once the RX_FIFO usage should be equal or less than the empty level. If re-generating the FIFO-Empty interrupt (INT[04], group1), after clearing the interrupt, one the RX_FIFO usage exceeds the full level threshold.



- 1. At default setting, DMON pin is configured as CLKOUT output. If using DMON pin as this function, CLKOUT_EN ([CLK_SET:B0 0x02(4)]) =0b0 and FIFO_TRG_EN ([CRC_AREA/FIFO_TRG:B0 0x77(0)]) =0b1 are required.
- 2. Each threshold should set as $[RX_ALARM_LH:B0\ 0x37]$ (full level) > $[RX_ALARM_HL:B0\ 0x38]$ (empty level).
- 3. If reading a portion of RX data from a FIFO before receiving RX completion interrupt (INT[18]/INT[19] group3), please keep the FIFO remaining size indicated by [RD_FIFO_LAST:B0 0x7C] should be more than 0x01.
- 4. This function is valid only when data receiving. After RX completion, FIFO-Empty interrupt (INT[04] group1) is not generated.

FEDL7396A/B/E-07

ML7396A/B/E

OFIFO control method when using FIFO address

(1) TX

- ⁽²⁾ Write256 bytesdata to FIFO ([WR_TX_FIFO:B0 0x7E] register) via SPI interface.
- * When the amount of written data reaches [FIFO_TX_SET:B0 0x6A] register, transmission starts.③ Read [RD_FIFO_LAST:B0 0x7C] register. When FIFO address indication (hereafter, Read pointer) is 128 or more and the remaining TX data is 128 bytes or more, writing 128 bytes data to FIFO. If remaining TX data is less than 128 bytes, go to ⑤.
- Read [RD_FIFO_LAST] register. When Read pointer is 64 or less and the remaining Tx data is 128 bytes or more, writing 128 bytes data to FIFO. If remaining TX data is less than 128 bytes, go to ⑤.
- (5) Repeat (3) and (4) until for the necessary amount of TX data.
- [©] Writing whole remaining data to FIFO and wait TX completion interrupt (INT[16] / INT[17], group3) notification.



(2) RX (FIFO access size is 128 bytes)

- Set FIFO_ADR_EN ([PACKET_MODE_SET:B0 0x45(7)]) =0b1, and issuing RX_ON by [RF_STATUS:B0 0x6C] register. (RX start)
- Read [RD_FIFO_LAST:B0 0x7C] register. When FIFO address indication (hereafter, Write pointer) is 5 or more, read 5 bytes from FIFO ([RD_RX_FIFO:B0 0x7F] register). At this time, if the Length field is less than 5, this paclet does not meet IEEE802.15.4 requirement of the minimum packet length, the the packet might be discarded. (* It is not applied when using an original packet format other than IEEE802.15.4.) When it is equal to or more than 5 and less than 128, wait RX completion interrupt (INT[18]/[19] group3) and then read out the remaining data from FIFO.
- ③ At ②, if the Length field is 128 or more, after Write pointer is 128 or more, read 123 bytes from FIFO. After that, if the remaining RX data size is less than 128, go to ⑦.
- ④ At ③, if the remaining RX data size is 128 or more, after Write pointer is 0 to 127, read 128 bytes from FIFO. After that, if the remaining RX data size is less than 128, go to ⑦.
- S At ④, if the remaining RX data size is 128 or more, after Write pointer is 128 to 255, read 128 bytes from FIFO. After that, if the remaining RX data size is less than 128, go to ⑦.
- 6 Repeat ④ and ⑤ until for the necessary amount of Rx data.
- ⑦ After RX completion interrupt (INT[18]/INT[19], group3) notification, read out the remaining RX data from FIFO.



Packet format

ML7396 family supports following packet format. (In DIO mode, the packet format is Preamble, SFD+DIO data) Preamble and SFD field are automatically inserted in TX, and automatically detected and deleted in RX. The host MCU need not concern those packet handling.

[IEEE802.15.4g mode] (IEEE_MODE ([PACKET_MODE_SET:B0 0x45(1)]) =0b1)



- 1. The following shows the bit assignment of Length field (PHR) in IEEE802.15.4g format. It is different from IEEE802.15.4d format. User dara fieled (after 3rd byte) will be output with LSB first.
- 2. When using CRC32, the minimum user data length is 4 bytes. When transmitting/receiving 3-bytes data, CRC16 should be used. ACK packet cannot be received under CRC32 setting.

1 st byte									2 nd byte											
Input from SPI	Mode Switch	Reserved	Reserved	FCS Length	Whiteni ng	L10	L9	L8		L7	L6	L5	L4	L3	L2	I	.1	L0		
Output to Air	Mode Switch	Reserved	Reserved	FCS Length	Whiteni ng	L10	L9	L8		L7	L6	L5	L4	L3	L2	I	_1	L0		\mathcal{I}
	↑ TX starting bit														After	3rd ł	oyte			
												L7	L6	L5	L4	L3	L2	L1	LO	
												L0	L1	L2	L3	L4	L5	L6	L7	

ML7396A/B/E



[IEEE802.15.4d mode] (IEEE_MODE ([PACKET_MODE_SET:B0 0x45(1)]) =0b0)

[Note]

- When in 802.15.4d mode, if setting CRC AREA ([CRC AREA/FIFO TRG:B0 0x77(1)] bit (PHYSET101 bit1) =0b1, #1 CRC calculationn area will be extended to Length field (Length+PSDU).
- The following shows the bit assignment of Length field (PHR) in IEEE802.15.4d format. It is different from 1. IEEE802.15.4g format. User dara fieled (after 2nd byte) will be output with LSB first.

Input from SPI	L7	L6	L5	L4	L3	L2	L1	L0
Output to Air	L0	L1	L2	L3	L4	L5	L6	L7

↑ TX starting bit

•Data whitening function

ML7396 family supports data whitening function specified in IEEE 802.15.4g standard. The following figure shows the PN9 pattern generator. The generated pattern will be "XOR" with data located in PSDU area.

Initialization value can be configured by [PN9_SET_L:B0 0x7A] and [PN9_SET_H:B0 0x7B] registers.

When setting PN9_EN ([PN9_SET_H:B0 0x7B(7)]) =0b1, this generator can be used as random number generator.

When WHITENING ([PACKET MODE SET:B0 0x45(4)]) =0b1, whitening condition is set by IEEE MODE

([PACKET_MODE_SET:B0 0x45(1)] setting. Please refer to the "Packet format".

- In IEEE802.15.4d mode (IEEE_MODE=0b0), data whitening applied to every TX or RX packet
- In IEEE802.15.4g mode (IEEE_MODE=0b1), data whitening will be applied to the packet which whitening bit in PHR fieled is set to 0b1

[Note]

1. The PN9 pattern generator shares setting with the Whitening function. While the Whitening function is running, PN9_EN should be set to 0b0.

TX: $En = Rn \bigoplus PN9n$ RX: $Rn = REn \bigoplus PN9n$

En:	Whitening bits as TX data	
Rn:	data bits	
REn:	Whitening bits as RX data	
DNIO		1

PN9n: PN9 pattern (Initialization value 0b11111111)



•FEC function

ML7396 family supports FEC function. FEC function will be applied to PHR and PSDU field as shown in below.



FEC field

- 1. Length in PHR fieled should be set the length before FEC encoding.
- 2. When using whitening function at same time, whitening will apply to the FEC encoded data. For more details of whitening field, please refer to the "Packet format".
- 3. Interleaving mode is not compliant to IEEE802.15.4g.

ML7396A/B/E

• Energy Detection value (ED value) Function

ML7396 family supports calculating Energy detection value (here in after ED value) based on Received signal strength indicator (RSSI). ED value acquisition can be enabled by ED_CALC_EN ([ED_CNTRL:B0 0x1B(7)])=0b1, and as soon as transition to RX_ON state. And acquired ED value will be indicate at [ED_RSLT:B0 0x16] register. When ED_CALC_EN=1, ED value will be updated constantly during RX_ON state. Even if ED_CALC_EN=1, While CCA operation or diversity search operation, ED value will not be updated. After completion of CCA operation, diversity search, ED value will be updated.

ED value is not RSSI value at given timing, but average values. The number of average times can be specified by register ED_AVG[2:0] ([ED_CNTRL:B0 0x1B(2-0)]). During diversity operation, 2DIV_ED_AVG[2:0] ([2DIV_ED_AVG:B0 0x6D(2-0)]) is used for setting. After acquiring specified average ED value, ED_DONE [ED_CNTRL:B0 0x1B(4)] becomes "0b1", and [ED_RSLT:B0 0x16] register is updated.

ED_DONE bit will be cleared if one of the following conditions is met.

- 1. Gain is switched.
- 2. Suspend ED value acquisition and then resume it.
- 3. Antenna is switched. (When diversity is enabled)

Timing from ED value starting point ot ED value acquisition is calculated as following formula.

ED value averaging time = AD conversion time $(17.7 \mu s/16 \mu s)$ * number of average times

Note; AD conversion time can be set by ADC_CLK_SET ([ADC_CLK_SET:B0 0x08(4)]) Default value is 1.8MHz and SDC conversion time is 17.7µs

[Timechart]

[Condition] Set ADC_CLK_SET([ADC_CLK_SET: B1 0x08(4)])=0b1 (2MHz) Set ED_AVG[2:0] ([ED_CTRL: B0 0x1B(2-0)])=0b011 (8 times averaging)

ED value calculation execution flag (Internal signal)		AD conversion (17.8/16usec) [ADC_CLK_SET:B0 0x08(4)]				
RSSI value (Internal signal)	X	RSSI VRSSI V	RSSI 9	X X		$\langle $
		Compensation and averaging	• • • •			
ED_VALUE IED_RSI T:B0 0x161		INVALID	ED 1-8	ED 2-9	ED 3-10	\langle
[(00 0, (0]		ED value averaging period (16μs*8=128μs) ED_AVG[2:0] ([ED_CNTRL: B0 0x1B(2-0)]) 2DIV_ED_AVG[2:0] ([2DIV_ED_AVG:B0 0x6D (2-0)])	Cor mo	nstantly ving ave	update raging	e by
ED_DONE ([ED_CNTRL:B0 0x1b((4)])					
OED value calculation

Input level and ED value are descrived in the following formula. During CCA operation, ED value is bigger than normal case, since the BPF setting is modified. Therefore, CCA compensation value should be attached to the normal case.

Input level is defined at antenna connector in the ciruit described in the "Application Circuit Example". And antenna SW loss is assumed 0.5dB.

[≤200kbps]

ED value = 255/70 * (107 + input level [dBm] - variation - other loss) + CCA compensation

[400kbps]

ED value = 255/62 * (99 + input level [dBm] - variation - other loss)

Parameter	Value	
Variations (individual, temp.)	6dB	
Other loss	Antenna, matching circuit loss	
CCA compensation	12@100kbps, 16@200kbps, 0@other rates	

Diversity Function

ML7396 family supports two antenna diversity function. While setting 2DIV_EN ([2DIV_CNTRL: B0 0x71(0)])=0b1, as soon as RX_ON is set, diversity mode will start. When diversity mode is started, and upon RX data detection, each ED value will be acquired by switching two antennas. And then antenna with higher ED value will be selected automatically. As diversity uses preamble data for ED value acquisition, longer preamble length is desirable. If preamble is too short, accurate ED values may not be obtained.

The timing example is as below.



ED values and antenna diversity result will be cleared when as below:

- 1. Diversity search completion interrupt (INT[09] group2) is cleard.
- 2. FIFO* RX competion interrupt (INT[18] or INT[19] group3) is cleared
- 3. Diversity resume by errounous detection

ED values and diversity result should be read before clearing Diversity search completion or FIFO* RX completion interrupt. During receiving state, clearing Diversity search completion interrupt causes the data error since diversity operation wlll resume by the interrupt clearance. Diversity search completion interrupt should be cleared at same timing of FIFO* RX completion interrupt clearance.

ML7396 supports recovering function from incorrect diversity completion caused by errornous detection due to thermal noize, After dicersity search completion, if preamble can not be detected until antenna search timer expiration, ML7396 judges the previous diversity search completion is incorrect and resume diversity operation automatically.

When resume diversity operation for next packet receiving, please clear RX completion interrupt and Diversity search completion interrupt.

(Note)

1. When an incorrect diversity completion caused by errornous detection due to thermal noize, ML7396 resume antenna diversity automatically. But when receiving a desired signal during the process of errounous detection, ED value obtained by [ANT1_ED:B0 0x73] or [ANT2_ED:B0 0x74] may indicate a low value different from the actual input level.

If this event occures, the actual ED value of desired signal can be achibed by reading [ED_RSLT:B0 0x16] registers after SFD detection interrupt (INT[11] group2) generation.

2. When RF state is changed to TX_ON state immediately after an incorrect diversity completion caused by errornous detection, ML7396 judges Diversity search is done. Then, Diversity search is not operated at next receiving. In this case, please clear Diversity search completion interrupt (INT[09] group2) by next receiving.

OAntenna switching function

By using [2DIV_CTRL: B0 0x71], [RF_CTRL_SET: B0 0x75] registers, ML7396 can support both SPDT and DPDT antena swith control. ANT_SW pin (#20) and TRX_SW pin (#21) output considion for each antenna switch are explained below.

DPDT switch

Set 2PORT_SW([2DIV_CTRL:B0 0x71(1)])=0b1, ANT_CTRL1([2DIV_CTRL: B0 0x71(5)])=0b0. ANT_SW, TRX_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV_TRX_SW([2DIV_CTRL:B0 0x71(2)])=0b1, polarity of ANT_SW pin (#20) and TRX_SW pin (#21) are reversed.

TX/RX	INV_TRX_SW=0b0 (default setting)		INV_TRX_SW=0b1 (reversed polarity)		Description
Slale	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
ldle	Н	L	L	Н	Idle state
ТΧ	L	Н	Н	L	TX state
	н	L	L	Н	When Diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x71(0)]=0b1).
RX	L/H	H/L	H/L	L/H	If diversity enable is set, during searching, (ANT_SW=H, TRX_SW=L) and (ANT_SW=L, TRX_SW=H) are switched alternatively. After diversity completion, fix to one of the condition.

SPDT switch

Set 2PORT_SW([2DIV_CTRL:B0 0x71(1)])=0b0, ANT_CTRL1([2DIV_CTRL: B0 0x71(5)])=0b0. ANT_SW, TRX_SW output condition of each Idle, TX, RX state are as follow. (default setting) If INV_TRX_SW([2DIV_CTRL: B0 0x71(2)])=0b1, polarity of TRX_SW pin (#21) is reversed.

TX/RX	INV_TRX_SW=0b0 (default setting)		INV_TRX_SW=0b1 (polarity reverse)		Description
condition	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	L	Н	Idel state
TX	L	Н	L	L	TX state
RX	L	L	L	Н	When diversity disable or initial condition when diversity enable is set ([2DIV_CTRL: B0 0x71(0)]=0b1).
	H/L	L	H/L	Н	If diversity enable is set,during searching (TRX_SW=H) and (TRX_SW=L) is switched alternatively. After diversity completion, fix to one of the condition.

TX/RX state	INV_ANT_SW=0b0 ANT_CTRL1=any (default setting)		INV_ANT_SW=0b1 ANT_CTRL1=0b1		Description
	ANT_SW	TRX_SW	ANT_SW	TRX_SW	
Idle	L	L	Н	L	Idle state
TX	L	Н	Н	Н	TX state
RX	L	L	Н	L	When diversity disable or intial codition when diversity enable is set ([2DIV_CTRL: B0 0x71(0)]=0b1).
	H/L	L	L/H	L	If diversity enable is set, during searching (ANT_SW=H) and (ANT_SW=L) is switched alternatively. After diversity completion, fix to one of the condition.

In the above setting, If INV_ANT_SW([2DIV_CTRL: B0 0x71(3)])=0b1, ANT_CTRL1([2DIV_CTRL: B0 0x71(5)])=0b1 are set, polarity of ANT_SW pin (#20)is reversed.

OAntenna switch forced setting

ANT_SW pin (#20) and TRX_SW pin (#21) output conditions can be set to fix by [RF_CNTRL_SET: B0 0x75] register, or 2DIV_RSLT2 ([2DIV_RSLT:B0 0x72(1)]) and INV_TRX_SW ([2DIV_CNTRL:B0 0x71(2)]) when diversity fuction is diabled.

1. Forced setting by [RF_CNTRL_SET] register

ANT_SW pin: By ANT_SW_EN (bit1)=0b1, ANT_SW_SET (bit5) condition will be output. TRX_SW pin: By TRX_SW_EN (bit0)=0b1, TRX_SW_SET (bit4) condition will be output.

2. Forced setting by 2DIV_RSLT2 bit and INV_TRX_SW bit when diversity function is disabled (2DIV_EN ([2DIV_CNTRL:B0 0x71(0)])=0b0)

ANT_SW pin: When 2DIV_RSLT2=0b0, output "L". When 0b1, output "H". TRX_SW pin: When INV_TRX_SW=0b0, output "L". When 0b1, output "H".

Output defined by [RF_CNTRL_SET:B0 0x75] registers setting has higer priority. When diversity is enable (2DIV_EN=0b1), output definced by 2DIV_RSLT2 and INV_TRX_SW are ignored. Any antenna switch setting is inhibited to avoid out-of-synchronization during RECEIVE state. Antenna switching control signals can be also used as below.

Example 1) using one DPDT switch Please set 2PORT_SW([2DIV_CTRL: B0 0x71(1)])=0b1.



(Note) altenate external PA control signal exists (DCNT pin).

(Note) external circuits around LNA_P pin, PA_OUT pin and antenna switch (DPDT#1) are omitted in this example.

Example 2) using 2 SPDT switches Please set 2PORT_SW([2DIV_CTRL: B0 0x71(1)])=0b0.



(Note) altenate external PA control signal exsits. (DCNT pin) (Note) external circuits around LNA_P pin, PA_OUTpin and antenna switch(SPDT#2) are omitted in this example.

•CCA (Clear Channel Assessment) Function

ML7396 family has CCA function that will check availability of certain channel. 3 type of modes are available, normal mode, continuous mode, IDLE detection mode.

[CCA mode setting]

At normal operation

CCA mode	[CCA_CNTRL:B0 0x15]			
CCA mode	Bit4 (CCA_EN)	Bit3 (CCA_IDLE_EN)	Bit5 (CCA_LOOP_START)	
Normal mode	0b1	0b0	0b0	
Continuous mode	0b1	0b0	0b1	
IDLE detection mode	0b1	0b1	0b0	

When using AUTO ACK

CCA mode	[AUTO_ACK_SET:B0 0x55]	[CCA_CNTRL:B0 0x15]
CCA III0de	Bit4 (AUTO_ACK_EN)	Bit7 (CCA_AUTO_EN)
IDLE detection mode	0b1	0b1

When using address filtering

CCA mode	[ADDFIL_CNTRL:B2 0x60]	[PACKET_MODE_SET:B0 0x45]	
CCA mode	Bit0 to Bit4	Bit0 (ADDFIL_IDLE_DET)	
IDLE detection mode	Set 0b1 to any bits	0b1	

FEDL7396A/B/E-07

ML7396A/B/E

ONormal mode

Normal mode determines IDLE or BUSY. CCA (normal mode) will be executed when RX_ON is issued while CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b0 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b0 are set.

The judgement of CCA is determined by average ED value in [ED_RSLT:B0 0x16] and threshold value defined by [CCA_LEVEL:B0 0x13] register. If average ED value exceeds CCA threshold value, it is determined as "BUSY". And set CCA_RSLT[1:0] ([CCA_CNTRL:B0 0x15(1-0)]) =0b01 is set. If ED value is smaller than CCA threshold, and maintains IDLE detection period which is defined by IDLE_WAIT[9:0] of the [IDLE_WAIT_L:B0 0x17], [IDLE_WAIT_H:B0 0x18] resisters, it is determined as "IDLE". And CCA_RSLT[1:0] = 0b00 is set. For details operation of IDLE_WAIT[9:0], please refer to "IDLE detection for long period".

If "BUSY" or "IDLE" is determined, CCA_DONE [CCA_CNTRL:B0 0x15(2)] will become 0b1 and CCA completion interrupt (INT[08] group2) is generated. CCA_EN bit will be cleared to 0b0 automatically.

When CCA completion interrupt is cleared, CCA_RSLT[1:0] are reset to 0b00. Therefore CCA_RSLT[1:0] need to be read before clearing CCA completion interrupt.

If an ED value exceeds the value defined by [CCA_IGNORE_LEVEL:B0 0x12] register, and as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgment is not performed. In this case, if average ED value exceeds CCA threshold value, it is determined as "BUSY" and CCA operation is terminated. However, if average ED value is smaller than CCA threshold value, IDLE judgment is not determined. And CCA_RSLT[1:0] indicates 0b11. CCA operation continues until "BUSY" is ditermined or the given ED value is out of the averaging target and "IDLE" is determined. For detail operation of ED value exceeding [CCA_IGNORE_LEVEL:B0 0x12] register, please refer to "IDLE determination exclusion under strong signal input".

Timing from CCA command issue to the CCA completion is calculated as the following formula.

[IDLE detection]

CCA execution time = (ED value average times + IDLE_WAIT setting) * A/D conversion time + filter stabilization time (A/D conversion time* 2)

[BUSY detection]

CCA execution time = ED value average times * A/D conversion time+ filter stabilization time (A/D conversion time* 2)

[Note]

- 1. Above formula does not consider IDLE judgment exclusion based on [CCA_IGNORE_LEVEL:B0 0x12] register. For details, please refer to "DLE determination exclusion under strong signal input ".
- A/D conversion time can be selected by ADC_CLK_SET ([ADC_CLK_SET:B0 0x08(4)]). ADC_CLK_SET=0b0: 17.8µs, 0b1: 16µs

The following is timing chart for normal mode.

[Conditions]
ADC_CK_SET ([ADC_CLK_SET:B0 0x08(4)])=0b1 (2MHz)
ED_AVG[2:0] ([ED_CNTRL:B0 0x1B(2-0)])=0b011 (ED value 8 times average)
IDLE_WAIT[9:0] ([IDLE_WAIT_L/H:B0 0x17/0x18(1-0)])=0b00_0000_0000 (IDLE detection 0µs)

[IDLE detection case]

CCA_EN [CCA_CNTRL:B0 0x15(4)]		
AD conversion (16µs)	Filter stabilization 16 to 32 μs ED value average period (16μs * 8=128μs) ← ↓ ↓	
ED value (Internal signal)	ED0 X ED1 X ED2 X ED3 X ••• X ED5 X ED6 X ED7	(XX
	averaging	
ED value[7:0] [ED RSLT:B0 0x16]		ED / /
·		< CCA_TH_LV B0 0x13
CCA_RSLT[1:0] [CCA_CNTRL:B0 0x15(1-0)]	0b10 (CCA on-going)	0b00 (IDLE)
[CCA_CNTRL:B0 0x15(2)]		N IDLE_WIAT[9:0] should be set, for
	CCA execution time (Max. 32µs+128µs=160µs)	IDLE detection for longer period
[BUSY detection case]		
CCA_EN [CCA_CNTRL:B0 0x1 <u>5(4)]</u>		
AD conversion (16µs) ┟ <mark>≼ → →</mark>	Filter stabilization 16 to 32 μs ED value averaging (16μs * 8=128μs) ← ✦	
ED value (Internal signal)	M X ED0 X ED1 X ED2 X ED3 X •••• X ED5 X ED6 X ED7	(XX
	averaging	
ED Value[7:0] [ED_RSLT:B0 0x16]		(ED) (0-7)
		> CCA_TH_LV B0 0x13
CCA_RSLT[1:0] [CCA_CNTRL:B0 0x15(1-0)]	0b10 (CCA on-going)	0b01 (BUSY)
CCA_DONE [CCA_CNTRL:B0 0x1 <u>5(2)]</u>		IDLE_WIAT[9:0] should be set, for
	CCA execution time (Max. 32µs+128µs=160µs)	longer period

[Note]

1. After issuing CCA command, transit into no-input state, and exit this state after filter stbilization.

2. When the iput level chnge from no-input to -80dBm, it takes around 32 µs for indicating -80dBm ED value.

FEDL7396A/B/E-07

ML7396A/B/E

OContinuous mode

Continuous mode continues CCA operation until terminated by the host MCU. CCA continuous mode will be executed when RX_ON is issued while CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b0 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b1 are set.

Like normal mode, CCA is determined by average ED value in [ED_RSLT:B0 0x16] register and threshold value defined by [CCA_LEVEL:B0 0x13] register. If average ED value exceeds CCA threshold, it is determined as "BUSY", set CCA_RSLT[1:0] ([CCA_CNTRL:B0 0x15(1-0)]) =0b01. If ED value is smaller than CCA threshold, and maintains IDLE detection period which is defined by IDLE_WAIT[9:0] of the [IDLE_WAIT_L:B0 0x17], [IDLE_WAIT_H:B0 0x18] resisters, it is determined as "IDLE". And CCA_RSLT[1:0] = 0b00 is set. For details operation of IDLE_WAIT[9:0], please refer to "IDLE detection for long period".

If an ED value exceeds the value defined by [CCA_IGNORE_LEVEL:B0 0x12] register, and as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgment is not performed. In this case, if average ED value exceeds CCA threshold value, it is determined as "BUSY" and CCA operation is terminated. However, if average ED value is smaller than CCA threshold value, IDLE judgment is not determined. And CCA_RSLT[1:0] indicates 0b11. For detail operation of ED value exceeding [CCA_IGNORE_LEVEL:B0 0x12] register, please refer to "IDLE determination exclusion under strong signal input".

Continuous mode does not stop when "BUSY" or "IDLE" is determined. CCA operation continues until 0b1 is set to CCA_LOOP_STOP ([CCA_CNTRL:B0 0x15(6)]). Result is updated every time ED value is acquired. CCA_DONE ([CCA_CNTRL:B0 0x15(2)]) will not be 0b1, and CCA completion interrupt (INT[08] group2) will not be generated.

The following is timing chart for continuous mode.

[Conditions] ADC_CK_SET ([ADC_CLK_SET:B0 0x08(4)])=0b1 (2MHz) ED_AVG[2:0] ([ED_CNTRL:B0 0x1B(2-0)])=0b011 (ED value 8 times average) IDLE_WAIT[9:0] ([IDLE_WAIT_L/H:B0 0x17/0x18(1-0)])=0b00_0000_0000 (IDLE detection 0μs)

[BUST to IDLE transitions, terminated with CCA_LOOP_STOP]



[Note]

- 1. After issuing CCA command, transit into no-input state, and exit this state after filter stbilization.
- 2. When the iput level chnge from no-input to -80dBm, it takes around 32 µs for indicating -80dBm ED value.

FEDL7396A/B/E-07

ML7396A/B/E

OIDLE detection mode

IDLE detection mode continues CCA until IDLE detection. IDLE detection CCA will be executed when RX_ON is issued while CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b1 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b0 are set.

When AUTO_ACK function is enabled by AUTO_ACK_EN ([AUTO_ACK_SET:B0 0x55(4)])=0b1, if CCA_AUTO_EN ([CCA_CTRL:B0 0x15(7)]) =0b1, CCA IDLE detection mode is performed before transmitting ACK packet. And when Address filtering function is enable by setting 0b1 to any bit0 to bit4 of [ADDFIL_CNTRL:B2 0x60] register, if ADDFIL_IDLE_DET ([PACKET_MODE_SET:B0 0x45(0)])=0b1, CCA IDLE detection mode is performed after address mismatch detection.

Like normal mode, CCA is determined by average ED value in [ED_RSLT:B0 0x16] register and threshold value defined by [CCA_LEVEL:B0 0x13] register. If average ED value exceeds CCA threshold, it is determined as "BUSY", set CCA_RSLT[1:0] ([CCA_CNTRL:B0 0x15(1-0)]) =0b01. If ED value is smaller than CCA threshold, and maintains IDLE detection period which is defined by IDLE_WAIT[9:0] of the [IDLE_WAIT_L:B0 0x17], [IDLE_WAIT_H:B0 0x18] resisters, it is determined as "IDLE". And CCA_RSLT[1:0] = 0b00 is set. For details operation of IDLE_WAIT[9:0], please refer to "IDLE detection for long period".

In IDLE detection mode, only when IDLE is detected, CCA_DONE ([CCA_CNTRL:B0 0x15(2)]) wil be set to 0b1 and CCA completion interrupt (INT[08] group2) is generated. If CCA operation is performed by CCA_EN=0b1, after IDLE detection, CCA_EN and CCA_IDLE_EN are reset to 0b0.

Upon clearing CCA completion interrupt, CCA_RSLT[1:0] are reset to 0b00. CCA_RSLT[1:0] should be read before clearing CCA completion interrupt.

If an ED value exceeds the value defined by [CCA_IGNORE_LEVEL:B0 0x12] register, and as long as a given ED value is included in the averaging target of ED value calculation, IDLE judgment is not performed. In this case, if average ED value is smaller than CCA threshold value, IDLE judgment is not determined. And CCA_RSLT[1:0] indicates 0b11. CCA operation continues until given ED value is out of averaging target and "IDLE" is determined. For details of ED value exceeding [CCA_IGNORE_LEVEL: B0 0x12] register, please refer to "IDLE determination exclusion under strong signal input".

The follwing is timing chart for IDLE detection.

[Upon BUSY detection, continue CCA and IDLE detection case]

[Conditions] ADC CK SET ([ADC CLK SET:B0 0x08(4)])=0b1 (2MHz) ED AVG[2:0] ([ED CNTRL:B0 0x1B(2-0)])=0b011 (ED value 8 times average) IDLE WAIT[9:0] ([IDLE WAIT L/H:B0 0x17/0x18(1-0)])=0b00 0000 (IDLE detection 0µs) After IDLE detection, CCA will be completed, then CCA_EN, CCA_IDLE_EN are reset to 0b0 automatically. CCA_EN/CCA_IDLE_EN [CCA_CTRL: B0 0x15(4-3)] AD conversion Filter stabilization 16 to 32 µs / ED value average period (16µs) IDLE detection period ED value ED7 ED0 ED8 ED28 ED27 ED29 (internal signal) averaging ED Value[7:0] ED ED ED ED ED INVALID ... [ED_RSLT: B0 0x16] (20-27 (22-29) (0-7)(1-8)(21-28 <CCA_TH_LV > CCA_TH_LV B0 0x13 B0 0x13 CCA RSLT[1:0] [CCA CNTRL: B0 0x15(1-0)] 0b01 (BUSY) 0b00 (IDLE) 0b10 (CCA on-going) If BUSY, Interrupt not generated CCA DONE [CCA_CNTRL: B0 0x15(2)] IDLE_WAIT[9:0] should be set, for IDLE detection for CCA execution period (Min.128µs+IDLE detection period) longer period.

[Note]

- 1. After issuing CCA command, transit into no-input state, and exit this state after filter stbilization.
- 2. When the iput level chnge from no-input to -80dBm, it takes around 32 µs for indicating -80dBm ED value.

FEDL7396A/B/E-07

ML7396A/B/E

OIDLE determination exclusion under strong signal input

If acquired ED value exceeds [CCA_IGNORE_LVL: B0 0x12] register, IDLE dertermination is not performed as lon as a given ED value is included in the averaging target range. If average ED value including this strong ED value indicated in [ED_RSLT: B0 0x16] register exceeds the CCA threshold value defined by [CCA_LEVEL: B0 0x13] register, it is considered as "BUSY". And CCA_RSLT[1:0]([CCA_CTRL: B0 0x15(1-0)])=0b01 is set.

If average ED value is smaller than CCA threshold value, IDLE determination is not performed and CCA_RSLT[1:0] indicates 0b11 "CCA evaluation on-going (ED value excluding CCA judgement acquisition)". CCA will continue until "IDLE" or "BUSY" determination (in case of IDLE detection mode, "IDLE2 is determined. In case of continuous mode, CCA_LOOP_STOP([CCA_CTRL: B0 0x15(6)]) is issued.)

[Note]

CCA completion interrupt (INT[08] group2) is generated only when "IDLE" or "BUSY" is determined. Therefore, if data whose ED value exceeds IGNORE_LV[7:0] ([CCA_IGNORE_LEVEL:B0 0x12(7-0)]) are input intermittently, neither "IDLE" or "BUSY" can be determined and CCA may continues.

[ED value acquisition under extrem strong signal]



The follwing is timing chart for CCA determination exclusion under strong signal.

[During IDLE_WAIT counting, detected extremly strong signal. After the given signal is out of averaging target, IDLE detection case]

[Condition] CCA normal mode ADC_CK_SEL ([A ED_AVG[2:0] ([EL IDLE_WAIT[9:0] (DC_CLK_SET: B0 0x08(4)])=0b1 (2MHz) D_CTRL: B0 0x1B(2-0)])=0b011 (ED value 8 times average) [IDLE_WAIT_L/H: B0 0x17/18(1-0)])=0b00_0000_0111(IDLE detection)	n period 11	12µs)	
	ED VALUE>CCA_IGNORE_LEVEL			
4	ED value <cca_ignore_level< td=""><td>LEVEL</td><td></td><td></td></cca_ignore_level<>	LEVEL		
ED value (internal signal)		2 X ••• X	ED29	
	Average ED value <cca_th_lv (If average ED value >CCA_TH_LL, then BUSY detect</cca_th_lv 	lion.)	>	
ED_Value[7:0] [ED_RSLT: B0 0x16]	INVALID $\begin{pmatrix} ED \\ (0-7) \end{pmatrix} \begin{pmatrix} ED \\ (1-8) \end{pmatrix} \begin{pmatrix} \cdots \\ (6-13) \end{pmatrix} \begin{pmatrix} ED \\ (7-14) \end{pmatrix} \begin{pmatrix} ED \\ (8-15) \end{pmatrix} \begin{pmatrix} \cdots \\ (14-2) \end{pmatrix} \begin{pmatrix} ED \\ ($	1) ED (15-22)	•••	ED (22-29)
	ED value>CCA_IGNORE_LEVEL Res detection and reset	une countir ng signal is	ng due to out of a	δ the extreme γeraging targe
CCA_PROG[9:0] [CCA_PROG_L/H:B0 0x1	9/1A] X 0x001 X ••• X 0x006 X 0x000	Í		0x007
	Due to extreme strong signal detection, CCA_RSLT is not indicating IDLE.	CCA_ IDLE/E	RSLT m BUSY de	aintains until tected.
CCA_RSLT[1:0] [CCA_CNTRL: B0 0x15(1	-0)] 0b10 (on-going) 0b11 (on-going)			0b00 (IDLE)
CCA_DONE [CCA_CNTRL: B0 0x15(2	CCA_RSLT[1:0]=0b11 do not generate interrupt			

[Note]

1. After issuing CCA command, transit into no-input state, and exit this state after filter stbilization.

2. When the iput level chnge from no-input to -80dBm, it takes around 32 µs for indicating -80dBm ED value.

FEDL7396A/B/E-07

ML7396A/B/E

OIDLE detection for long period

When CCA IDLE detection is performed for longer time period, IDLE_WAIT[9:0]([IDLE_WAIT_L/H:B0 0x17/18(1-0)] can be used. By setting IDLE_WAIT [9:0], averaging period longer than the period (for example, AD conversion16µs, 8 times average setting 128µs) can be possible.

This function can be used for IDLE determination – by counting times when average ED value becomes smaller than CCA threshold defined by [CCA_LEVEL: B0 0x13] register. When counting exceed IDLE_WAIT [9:0], IDLE is determined. If average ED value exceeds CCA threshold level, imemediately "Busy" is determined without wait for IDLE_WAIT [9:0] period.

The following timing chart is IDLE detection setting IDLE_WAIT[9:0].

[ED value 8 timesv average IDLE detection case]

[Condition] CCA normal mode ADC_CK_SEL ([ADC_CLK_SET: B0 0x08(4)])=0b1 (2MHz) ED_AVG[2:0] ([ED_CTRL: B0 0x1B(2-0)])=0b011 (ED value 8 times average) IDLE_WAIT[9:0] ([IDLE_WAIT_L/H: B0 0x17/18(1-0)])=0b00_0000_0011 (IDLE detection period 48µs)

CCA_EN [CCA_CNTRL: B0 0x15(4)]				
AD	conversion (16µs) ¦ ↓ →	Filter stabilization 16 to 32 µs ED value averaging period (128µs)	IDLE detection period (48µs)	
ED value (Internal signal)	Х X	L ED0 X ED1 X ED2 X ···· X ED7	ED8 X ED9 X ED10	
		averagir	ng !	1 1 1
ED_VALUE[7:0] [ED_RSLT: B0 0x16]		INVALID	ED ED ED ED (0-7) (1-8) (2-9)	ED (3-10)
			< CCA_TH_LV B0 0x13	
IDLE_WAIT[9:0] [IDLE_WAIT_L/H:B0 0x17/1	[8]	0x000	X0x001 X0x002	0x003
CCA_RSLT[1:0] [CCA_CNTRL: B0 0x15(1-0))]	0b10 (CCA on-going)		0b00 (IDLE)
CCA_DONE			DLE_WAIT start	
[CCA_CNTRL: B0 0x15(2)]		i ◀────	•	. \
		CCA execution period (Max.32µs+128µs+48µ	s=208µs)	\setminus
			(average ED value - continue for AD cor 3 times (48µs), then determined	< CCA_TH_LV) oversion period IDLE is

[Note]

- 1. After issuing CCA command, transit into no-input state, and exit this state after filter stbilization.
- 2. When the iput level chnge from no-input to -80dBm, it takes around 32 µs for indicating -80dBm ED value.

[ED value 1time IDLE detection case]

[Condition] CCA normal mode ADC_CK_SEL ([ADC_CLK_SET: B0 0x08(4)])=0b1 (2MHz) ED_AVG[2:0] ([ED_CTRL: B0 0x41(2-0)])=0b000 (ED value 1 time average) IDLE_WAIT[9:0] ([IDLE_WAIT_L/H:B0 0x1718(1-0)])=0b00_0000_1110 (IDLE detection period 224µs)



14 times $(224\mu s)$, then IDLE is determined.

OCCA operation during diversity

(1) CCA operation during diversity search

During diversity search, If CCA command is issued, diversity terminated and CCA starts.

Upon CCA starting, antenna is fixed to the default value (*1), maintaining until next diversity search. However, if TX_ANT_EN ([2DIV_RSLT:B0 0x72(5)])=0b1 is set, antenna is specified by TX_ANT ([2DIV_RSLT:B0 0x72(4)]) and maintaining until next diversity search.

After CCA completion, if SFD is not detected during diversity search time specified by SEARCH_TIME[6:0] ([2DIV_SEARCH:B0 0x6F(6-0)]) (default approx. 330µs), diversity search will be executed again. If SFD is detected during CCA or after CCA completion, continuing RECEIVE state and diversity search is not executed.

* 1 : Please refer the each table of "Antenna switching function" in "Diversity Function". (Upper setting in the "RX" state column)



[Note]

When executing CCA during diversity search, set the waiting taimer for waiting for CAA completion interrupt (INT[08] group2). Since CCA executing timing is same as the diversity search completion, CCA completion interrupt may not be notified. When timeout occurs, the latest result is stored into CCA_RSLT[1:0] ([CCA_CNTRL:B0_0x15(1-0)]). In this case, if executing CCA again, set CCA_LOOP_STOP ([CCA_CNTRL:B0_0x15(6)])=0b1 before issuing CCA command. For waiting timer setting, please refer to the CCA execution time described in "Normal mode".

For details of the CCA execution flow during diversity search, please refer to "CCA operation during diversity" in the "Flow Charts".

During CCA operation, RX operation is performed at the same time. Even if CCA_DONE is not notified, SFD detection interrupt (INT[11] group2), RX FIFO access error interruption (INT[14] group2), FIFO-Full interrupt (INT[05] group1), FIFO0/1 RX completion interrupt (INT[18]/[19] group3), or FIFO0/1 CRC error interrupt (INT[20]/[21] group3) may be notified.

For details of the diversity function, please refer to "Diversity Function".

(2) During diversity search, before RX_ON state, CCA is performed

If diversity ON setting and CCA operation setting are enabled before RX_ON state, after RX_ON state transition, diversity search will not perform, but CCA will start.

After CCA completion, if SFD is not detected during diversity search time specified by SEARCH_TIME[6:0] ([2DIV_SEARCH:B0 0x6F(6-0)]) (default approx. 330µs), diversity search wil be executed. If SFD is detected during CCA or after CCAcompletion, continuing RECEIVE state and diversity search is not executed.



•SFD detection function

ML7396 family supports the "Start Frame of Delimiter" (SFD) recognition function. By having 2 sets of SFD pattern strage area, it is possible to detect IEEE 802.15.4g SFD patterns valied by "MRFSKFSD setting" and "FEC scheme". For more details, please refer to IEEE 802.15.4g standard.

Note: The default value of both SFD#1 and SFD#2 (Bank0 0x3A to 0x41) are set to the IEEE 802.15.4d SFD (1byte:0xA7).

In IEEE802.15.4g standard, 4 SFD pattern (each 2 bytes) is defined according to SFD group defined by phyMRFSKSFD and FEC scheme (coded, uncoded).

<u>According to the setting to MRFSKSFD ([PACKET_MODE_SET:B0 0x45(6)]) and FEC_EN ([FEC_CRC_SET:B0 0x46(6)]).</u> SFD pattern to be added TX packet and SFD pattern to be received in RX packet are selected from SDF pattern #1 and SFD pattern #2 as following tables. SFD pattern #1 is defined by [SFD1_SET1:B0 0x3A] to [SFD1_SET4:B0 0x3D] registers and SFD pattern #2 is defined by [SFD2_SET1:B0 0x3E] to [SFD2_SET4:B0 0x41] registers.

(1) TX

^①SFD length is shorter than or equal to 2 bytes. (IEEE 802.15.4g format)

EEC EN	MRFSKSFD		
FEC_EN	0	1	
0	SFD1[15:0]	SFD2[15:0]	
1	SFD1[31:16]	SFD2[31:16]	

©SFD length is longer than or equal to 3 bytes. (Original format

	MRF	SKSFD
FEC_EN	0	1
0/1	SFD1 [31:0]	SFD2 [31:0]

(2) RX

If SFD length is shorter than or equal to 2 bytes and FEC_EN=0b1, it is possible to serach two SFD patterns. According to the matching pattern, FEC is performed. Otherwise serach one pattern and the data following SFD are processed as uncoded.

^①SFD length shorter than or equal to 2bytes. (IEEE 802.15.4g format)

			SFD p	attern	SFD	Data process after SED
FEC_EN MIRF3R3FD		WIKE SKOLD	uncoded	coded	detect	Data process after SFD
	1	0	SFD1 [15:0]	SFD1 [31:16]	Uncoded or coded	If pattern match with coded pattern, FEC is performed. If pattern match with uncoded pattern, FEC is not performed
	1	1	SFD2 [15:0]	SFD2 [31:16]	Uncoded or coded	If pattern match with coded pattern, FEC is performed. If pattern match with uncoded pattenr, FEC is not performed.
	0	0	SFD1 [15:0]	-	Uncoded	Determined as uncoded
	0	1	SFD2 [15:0]	-	Uncoded	Determined as uncoded

FEC EN	MRFSKSFD	SFD	pattern	SFD detect	Process following to
_		uncoded	Coded		SFD
1	0	SED1 [31:0]	_	Lincoded	Determined as
'	0	51 D1 [51.0]	-	Uncoded	uncoded
				Lineadad	Determined as
I	I	SFD2 [31.0]	-	Uncoded	uncoded
0	0			Uncoded	Determined as
0 0	0	3601[31.0]	-	Uncoded	uncoded
0	1			Uncoded	Determined as
U	1	3502 [31.0]	-	Uncoded	uncoded

©SFD length is longer than or equal to 3bytes. (Original format)

When using IEEE 802.15.4g (2bytes SFD), recommended configuration will be as following table.

Register name	Address (Bank 0)	Setting value
SFD1_SET1	0x3a	0x09
SFD1_SET2	0x3b	0x72
SFD1_SET3	0x3c	0xF6
SFD1_SET4	0x3d	0x72
SFD2_SET1	0x3e	0x5E
SFD2_SET2	0x3f	0x70
SFD2_SET3	0x40	0xC6
SFD2_SET4	0x41	0xB4

•AUTO_ACK function

ML7396 family supports AUTO_ACK function to assist MCU operation in acknowledge packet (hereafter Ack packet) transmission. Followings are detail of the AUTO_ACK function.

[Notes when using AUTO_ACK function]

- 1. AUTO_ACK function can not be used with FEC function, please set FEC_EN ([FEC/CRC_SET:B0 0x46(6)])=0b1. When MCU handls Ack packet, FEC function can be used.
- 2. When TX packet and RX packet use different FCS length, especially note on the following; If transmissting Ack packet before reading out RX data from FIFO, TX packet FCS length will be applied to the unread RX data stored into FIFO. Therefore, RX data can not be read out correctly. Under this case, before start to read RX data, forcibly set RX packet FCS length by using [FEC/CRC_SET:B0 0x46] register. (Above condition will meet when the data packet uses 32bit FCS and Ack packet uses 16bit FCS. Since ML7396 fammily does not support 32bit FCS Ack packet.)

*Ack transmission (MCU requests transmitting Ack packet)

- 1) Analyzing Frame Control Field in RX data, and if Ack request bit is set to 0b1, then obtain Sequence Number from RX data.
- 2) After RX completion, performing CRC check and if FCS is OK, then transit to TX_ON state automatically for Ack packet transmission preparation. (At this time, RX completion interrupt (INT[18]/[19] group3) will be generated.)
- 3) MCU analyzes Address field and Pending data in received data, and it decide to transmit Ack packet, set Ack packet to [ACK_FRAME1:B0 0x53] and [ACK_FRAME2:B0 0x54] registers. Note: It is dpossible to determine Ack packet transmittion by reading MAC header. Therefore Ack packet setting is possible before RX completion. If there is a Pending data, the Frame Pending bit should be set to 0b1 by [ACK_FRAME1:B0 0x53] register.
- 4) After completing TX_ON state transition, Auto_Ack ready interrupt (INT[24] group4) will be generated. After confirming Ack_ready interrupt, set ACK_SEND ([AUTO_ACK_SET:B0 0x55(1)])=0b1 .
- 5) Transmitting Ack packet

Frame Control Field is filled with the setting data into [ACK_FRAME1:B0 0x53] and [ACK_FRAME2:B0 0x54] registers. Sequence Number Field is automatically filled with sequence number obtained from received data.

- 6) After Ack packet transmission is completed, TX completion interrupt (INT[16]/[17] group 3) will be generated. Note: RF status keeps TX_ON state, If return to IDLE state, set SET_TRX ([RF_STATUS:B0 0x6C(3-0)]) =0b1000 (TRX_OFF).
- *Ack transmission (MCU requests to stop Ack packet transmission)
- 1) Analyzing Frame Control Field in RX data, and if Ack request bit is set to 0b1, then obtain Sequence Number from RX data.
- 2) After RX completion, performing CRC check and if FCS is OK, then transit to TX_ON state automatically for Ack packet transmission preparation. (At this time, RX completion interrupt (INT[18]/[19] group3) will be generated.)
- 3) After completing TX_ON state transition, Auto_Ack ready interrupt (INT[24] group4) will be generated.
- 4) MCU analyzes Address field and Pending data in received data, and it decide not to send Ack packet, issuing PHY reset by [RST_SET:B0 0x01]=0x88 and then set ACK_STOP ([AUTO_ACK_SET:B0 0x55(0)])=0b1. ML7396 family aborts Ack packet and RF status will be back to TRX_OFF state automatically.

5) Set ACK_STOP ([AUTO_ACK_SET:B0 0x46(0)])=0b0. If AckAuto_Ack ready interrupt (INT[24] group4) is already generated, please clear the interrupt.

*Ack Transmission (Ack packet transmission using Ack timer) Condition: AUTO_TIMER_EN ([ACK_TIMER_EN:B0 0x52(0)])=0b1.

- 1) Analyzing Frame Control Field in RX data, and if Ack request bit is set to 0b1, then obtain Sequence Number from RX data.
- 2) After RX completion, performing CRC check and if FCS is OK, then transit to TX_ON state automatically for Ack packet transmission preparation. (At this time, RX completion interrupt (INT[18]/[19]) will be generated.)
- 3) After Completing TX_ON state transition, Ack timer starts counting and Auto_Ack ready interrupt (INT[24] group4) will be generated.
- 4) After elapsing the period defined by [ACK_TIMER_L/H:B0 0x50/51] registers, Ack packet will be transmitted.
- 5) After Ack packet trnasumission is completed, TX completion interrupt (INT[]16)/[17] group3) will be generated. Note: RF status keeps TX_ON state, If return to IDLE state, set SET_TRX ([RF_STATUS:B0 0x6C(3-0)]) =0b1000 (TRX_OFF).

[Additional Function]

• By setting CCA_AUTO_EN ([CCA_CNTRL:B0 0x15(7)])=0b1, it is possible to execute CCA operation automatically for Ack packet transmission.

*Ack Reception

Condition: AUTO_RX_EN ([AUTO_ACK_SET:B0 0x55(6)])=0b1.

- 1) After competing transmission of data packet with Ack request, TX completion interrupt (INT[16]/[17] group3) will be generated, then transit to RX_ON state automatically for Ack packet to reception.
- 2) After RX completion for Ack packet, RX completion interrupt (INT[18]/[19]) will be generated. Note: RF status keeps RX_ON state, If return to IDLE state, set SET_TRX ([RF_STATUS:B0 0x6C(3-0)]) =0b1000 (TRX_OFF).

*Ack Reception (Terminate Ack packet waiting) Condition: AUTO_RX_EN ([AUTO_ACK_SET:B0 0x55(6)])=0b1.

- 1) After competing transmission of data packet with Ack request, TX completion interrupt (INT[16]/[17] group3) will be generated, then transit to RX_ON state automatically for Ack packet to reception.
- 2) If MCU determined to terminate Ack packet waiting, set ACK_STOP ([AUTO_ACK_SET:B0 0x55(0)]) =0b1. ML7396 family aborts Ack packet waiting and RF status will be back to TRX_OFF state automatically.

•Address filtering function:

ML7396 family has a function to receive RX packet which MAC header has specific code at yellow highlighted field in the MAC header (IEEE802.15.4) as below. By using [ADDFIL_CNTRL:B2 0x20] register, comparing field is selected from PANID, 64bit address, 16bit short address or I/G bit. Each specific code are defined by [PANID_L:B2 0x61] to [SHT_ADDR1_H:B2 0x6E] registers. Source address is out of comparing target.

Byte : 2	1	0 / 2	0/2/8	0 / 2	0/2/8	variable	2	
Frame	Sequence	Destination	Destination	Source	Source	Frame	Frame	
Control	Number	PAN	Address	PAN	address	payload	Chack	
		identifier		identifier			sequence	
			Addressin	g fields				
	MACharden							
		payload	footer					

Bits : 0-2	3	4	5	6	7-9	10-11	12-13	14-15
Frame type	Security enabled	Frame pending	Ack. req.	PAN-ID Compressio n	Reserved	Dest. addressing mode	Frame Version	Source addressing mode

Fig. MAC header and Frame Control Field

Destination Addressing Mode

00: Beacon or Ack Packet (Beacon packet is always received, Ack packet reception can be selectable)

01: Reserved (Does not receive)

10: 16 bits address

11: 64 bits address

Destination.PAN-ID

0xFFFF: Broadcasting, then always receive this packet regardless to address mode. 16 bits address mode: Receive packet if PAN_ID (setting vslue) is matched.

64 bits address mode: Ignoring this field.

Destination Address

16 bit address mode: Receive packet only if short address (setting value) is matched.

64 bit address mode: Receive packet only if 64 bits address is matched, or I/G bit is set to 0b1 (multicast).

References:

When Address Filtering function is enabled, packet analisis will be executed. Therefore when using RX_ACK CANCEL ([AUTO_ACK_SET:B0 0x55(7)]) function, Address Filtering function should be enabled, since packet anlisis is need uted to detect Ack packet. For details, please refer to [AUTO_ACK_SET:B0 0x55] register.

FEDL7396A/B/E-07

ML7396A/B/E

When address fields are mismatch with set value, following procedure is determined by the setting to ADDFIL_NG_SET ([PACKET_MODE_SET:B0 0x45(5)]) and packet discard completion interrupt (INT[03] group1) timing is defined by ADDFIL_IDLE_DET ([PACKET_MODE_SET:B0 0x45(0)]).

ADDFIL_NG_SET (bit5)

0b1: When address-mismatch is detected, discarding RX data after RX completetion.

0b0: When address-mismatch is detected, discarding RX data immediately.

ADDFIL IDLE DET (bit0)

0b1: After discarding RX data perform CCA and "IDLE" is detected, INT[03] will be generated. 0b0: After discarding RX data, INT[03] will be generated immediately.

When RX data is discarded, adding to INT[03] generation, discarded packet can be counted up to 1023 and result stored in [DISCARD_COUNT0:B2 0x6F] and [DISCARD_COUNT1:B2 0x70] registers.

[Note]

When using Address Filtering function while FEC function is enabled, if INT[03] is notified. PHY reset by [RST_SET:B0 0x01] should be required. If not issuing PHY reset, after that, ML7396 can not receive packet with address match also.



[Interrupts timing when using INT_TIM_CTRL]

By setting INT_TIM_CTRL ([PLL_MOD/DIO_SEL:B0 0x69(6)]), it is possible to select interrupt timing during Address filtering mode.

According to the ADDFIL_NG_SET or ADDFIL_IDLE_DET setting and CRC result in the RX packet, interrupt generation timings of ^①Packet discard completion interrupt, ^②CRC error interrupt, and ^③CCA completion interrupt, will become as below figures.

			Setti	ing 1	Sett	ing 2	Sett	ing 3	Setti	ng 4
	Setting	setting register	Case1	Case2	Case3	Case4	Case5	Case6	Case7	Case8
Input	Discard packet after address mismatch	ADDFIL_NG_SET=0b0	0	0	-	-	0	0	-	-
	Discar packet after address mismatch and RX completion	ADDFIL_NG_SET=0b1	-	-	ο	0	-	-	0	0
	Execute CCA after address mismatch	ADDFIL_IDLE_DET=0b 1	-	-	-	-	0	0	0	0
	CRC_OK	-	0	-	0	-	0	-	0	-
	CRC_NG	-	-	0	-	0	-	0	-	0
esult	Packet discard cpmpletion interrupt	INT[3] [INT_SOURCE_GRP1]	0	0	0	0	0	0	0	0
Interrupt re	CRC error interrupt	INT[21/20] [INT_SOURCE_GRP3]	0	0	-	0	0	0	-	0
	CCA completion interrupt	INT[8] [INT_SOURCE_GRP2]	-	-	-	-	0	0	0	0

(1) When INT_TIM_CTRL=0b0 (timing is comatible with ML7396)

		PHY HDR	MAC HDR	DATA	CCA (IDLE detection)	
1	Case1		(1) (2) (1) (2)			∩to②· 1111ns
Settinç	Case2		00			①to②: 1111ns
ng 2	Case3			0		
Setti	Case4			00	, , ,	① and ② at same time
ng 3	Case5		2		30	③to①: 555ns
Setti	Case6		2		30	③to①: 555ns
ng 4	Case7				30	③to①: 555ns
Settii	Case8			2	30	③to①: 555ns

(2) When INT_TIM_CTRL=0b1 (ML7396B timing)

ng 1	Case1	1			@: 1111ns
Setti	Case2	0			①to②: 1111ns
ng 2	Case3		\bigcirc		
Setti	Case4		12		${\rm \textcircled{O}}$ and ${\rm \textcircled{O}}$ at same time
ng 3	Case5		\bigcirc	0	
Setti	Case6		0	3	
ng 4	Case7		\bigcirc	2	
Setti	Case8		10	3	

•Interrupt generation function

ML7396 family supports interupt generation function. When interrupt occurs, SINTN pin (#10) will become "Low" to notify interrupt to the host MCU.

Interrupt elements are divided into 4groups, [INT_SOURCE_GRP1:B0 0x24] to [INT_SOURCE_GRP4:B0 0x27]. Each interrupt elements can be masked by using [INT_EN_GRP1:B0 0x2A] to [INT_EN_GRP4] registers.

Note: If one of unmask interrupt event occurs, SINTN maintains "Low".

OInterrupt events table

Each interrupt events is described as belo table.

Group	Name	Function:
	INT[25]	PLL unlock interrupt
INT_SOURCE_GRP4	INT[24]	Auto_Ack ready interrupt
	INT[23]	FIFO1 TX data request accept completion interrupt
	INT[22]	FIFO0 TX data request accept completion interrupt
	INT[21]	FIFO1 CRC error interrupt
INT SOURCE CRRS	INT[20]	FIFO0 CRC error interrupt
	INT[19]	FIFO1 RX completion interrupt
	INT[18]	FIFO0 RX completion interrupt
	INT[17]	FIFO1 TX completion interrupt
	INT[16]	FIFO0 TX completion interrupt
	INT[15]	TX FIFO access error interrupt
	INT[14]	RX FIFO access error interrupt
	INT[13]	TX Length error interrupt
INT SOURCE CRP2	INT[12]	RX Length error interrupt
	INT[11]	SFD detection interrupt
	INT[10]	RF state transition completion interrupt
	INT[09]	Diversity search completion interrupt
	INT[08]	CCA completion interrupt
	-	no function
	-	no function
	INT[05]	FIFO_Full interrupt
	INT[04]	FOFO_Empty interrupy
	INT[03]	Packet discard competion interrupt
	INT[02]	VCO calbration completion interrupt
	INT[01]	Reserved
	INT[00]	Clock stabilization completion interrupt

OInterrupt generation timing

In each interrupt generation, timing from reference point to interrupt interrupt generation (nitification) are described in the following table. Timeout procedure for interrupt notification waiting, are also described below.

[Note]

(1)The values are decribed in units of "symbol time" in the below table is the value at 100kbps. If using other data, please use 20, 5, and 2.5 for 50kbps, 200kbps, and 400kbps, respectively.

(2)Below table uses the following format of TX/RX data.

10 byte	2 byte	2 byte	24 byte	2 byte
Preamble	SFD	Length	User data	CRC

(3)Even if each interrupt notification is masked, in case of interrupt occurrence, interrupt elements are stored internaly. Therefore, as soon as interrupt notification is unmasked, interrupt will generate.

Interrupt notification		Reference point	Time from reference point to interrupt generation or interrupt generation timing
INT[0]	CLK stabilization completion	RESETN release (upon power-on)	660µs
		SLEEP release (recovered from SLEEP)	660µs
INT[1]			
INT[2]	VCO calibration completion	VCO calibration start	230µs
INT[3]	Packet discard completion during Address Filtering function	SFD detection	 (1)If ADDFIL_NG_SET([PACKET_MODE_SET:B0 0x45(5)]) =0b0, the right timing to address mismatch detection. (2)If ADDFIL_NG_SET([PACKET_MODE_SET:B0 0x45(5)]) =0b1, (When FEC is disabled) 28byte (Length to CRC) * 8bit * 10(symbol time) + process delay(5.55µs) =2245.55µs (When FEC is enabled) 28byte (Length to CRC) * 2 * 8bit *10(symbol time) + process delay(315.55µs) =4795.55µs
INT[4]	FIFO-Empty detection	(TX) TX_ON command (* 1)	Empty trigger level is set to 0x02 (When FEC is disabled) 37 byte (preamble to 23th data) * 8bit * 10 (symbol time) =2960µs (When FEC is enabled) {12byte (preamble to SFD) + 25byte(Length to 23th data) * 2} * 8bit* 10(symbol time) + RF wake-up & process delay (106µs) =5066µs
		(RX)	By FIFO read, remaining FIFO data is under trigger level
INT[5]	FIFO-Full detection	(TX)	By FIDO write, FIFO usage exceeds trigger level
		(RX) SFD detection	Full trigger level is set to 0x05 (When FEC is disabled) 8byte (Length + 6 th data) * 8bit * 10(symbol time) =640µs (Wwhen FEC is enabled) 8byte (Length + 6 th data) * 8bit * 2 * 10(symbol time) + process delay(305µs) =1585µs
(INT[6])	-		
(INT[7])	-		

(* 1) Befor issuing TX_ON, writing full-length TX data into a FIFO.

FEDL7396A/B/E-07

Interrupt potification		Reference point	Time from reference point to interrupt generation
			or interrupt generation timing
INT[8]	CCA completion	CCA execution start	 (1)Normal mode {ED value calculation averaging time + IDLE_WAIT setting [IDLE_WAIT_L/H:B0 0x17/18] + 2 (filter stbilization)} * A/D conversion time (2) IDLE detection mode O IDLE detection case {ED value calculation averaging time + IDLE_WAIT setting [IDLE_WAIT_L/H:B0 0x17/18] + 2(filter stbilization)} * A/D conversion time O BUSY detection case (ED value calculation averaging tim+ 2(filter stbilization)) * A/D conversion time O BUSY detection case (ED value calculation averaging tim+ 2(filter stbilization)) * A/D conversion Note: A/D conversion time can be changed by ADC_CLK_SET (ADC_CLK_SET:B0 0x08(4)). ADC conversion time= 17.7µs (1.8MHz), 16µs (2.0MHz) Note: When executing CCA during diversity, set the abort timer for CCA completion patification. When CCA is run during
			for CCA completion notification. When CCA is run during
	Divorsity soarch		diversity, since there is a case CCA completion is not notified.
1141[9]	completion	-	
INT[10]	RF state transition	TX_ON command	(IDLE) 122µs
	completion		(RX) 89µs
		RX_ON command	(IDLE) 136µs
			(TX) 142µ5
		command	(RX) 11us
		Force TRX OFF	(TX) 410us
		command	(RX) 10µs
INT[11]	SFD detection	-	SFD detection
INT[12]	RX length error	SFD detection	80µs
INT[13]	TX length error	-	Writing TX data to a FIFO
INT[14]	RX FIFO access error	-	(1).receiving 3 rd packet with remaining RX dara in both FIFO0 and FIFO1
			(2) overfolow occurs because FIFO read is too slow
			(3) underflow occurs because too many FIFO data is read
INT[15]	TX FIFO access error	-	(1) writing 3 rd packet with remaining TX data in both FIFO0 and FIFO1
			(2) FIFO overflow when writing
			(3) FIFO underflow (or no data) when transmitting
INT[16]	FIFO0/FIFO1 TX	TX_ON command	(When FEC is disabled)
INT[17]	completion	(* 1)	40byte (preamble to CRC) * 8bit * 10(symbol time) +
			RF wake-up & process delay(154µs) =3354µs
			(When FEC is enabled)
			{12byte (preamble to SFD) + 28byte (Length to CRC) * 2} * 8bit
			10(symbol time) + RF wake-up & process delay(224µs) =5664µc
1			-5004µS

(* 1) Befor issuing TX_ON, writing full-length TX data into a FIFO.

FEDL7396A/B/E-07

Interrupt notification		Reference point	Time from reference point to interrupt generation or interrupt generation timing
INT[18]	FIFO0/FIFO1 RX	SFD detection	(When FEC is disabled)
INT[19]	completion		28byte (Length to CRC) * 8bit * 10(symbol time + process
			delay(5µs) =2245µs
			(When FEC is enabled)
			28byte (Length to CRC) * 2 * 8bit * 10(symbol time) + process
			delay(315µs) =4795µs
INT[20]	FIFO0/FIFO1CRC	SFD detection	(With FEC disabled)
INT[21]	error detection		28byte (Length to CRC) *8bit * 10(symbol time) + process
			delay(5µs) =2245µs
			(With FEC enabled)
			28byte (Length to CRC) * 2 * 8bit * 10(symbol time + process
			delay(315µs) =4795µs
INT[22]	FIFO0/FIFO1 TX data		
INT[23]	request accept	-	After full-length data are written into a FIFO
	completion		
INT[24]	AutoAck ready	RX completion	92us
INT[25]	PLL unlock detection		(TX) during TX after PA enable
		-	(RX) during RX after RX enable

FEDL7396A/B/E-07

OClearing interrupt condition

The following table shows the condition of clearing each interrupt.

	Interrupt notification	Requirements for clearing interrupt
INT[0]	CLK stabilization completion	After the interrupt generation
INT[1]	Reserved	
INT[2]	VCO calibration completion	After the interrupt generation
INT[3]	Packet discard completion during	After the interrupt generation
	Address Filtering function	
INT[4]	FIFO-Empty detection	After the interrupt generation
		(must clear before the next FIFO-Empty trigger timing)
INT[5]	FIFO-Full detection	After the interrupt generation
		(must clear before the next FIFO-Full trigger timing)
INT[6]	-	
INT[7]	-	
INT[8]	CCA completion	After the interrupt generation
		(must clear before the next CCA execution)
		* clearing interrupt erases CCA result as well
INT[9]	Diversity search completion	After RX completion interrupt(INT[18/19]), must cleare
		with RX completion interrupt
		* during RECEIVE stare, clearing is prohibited.
INT[10]	RF state transition completion	After the interrupt generation
INT[11]	SFD detection	After the interrupt generation
INT[12]	RX length error	After the interrupt generation
INT[13]	TX length error	After the interrupt generation
INT[14]	RX FIFO access error	After the interrupt generation
INT[15]	TX FIFO access error	After the interrupt generation
		(must clear before the next packet transmission)
INT[16/17]	FIFO0/FIFO1 TX completion	After the interrupt generation
		(must clear before the next packet transmission)
INT[18/19]	FIFO0/FIFO1 RX completion	After the interrupt generation
		(must clear before the next packet reception)
INT[20/21]	FIFO0/FIFO1CRC error detection	After the interrupt generation
		* clearing interrupt erases CRC result (CRC_RSLT1/0).
INT[22/23]	FIFO0/FIFO1 TX data request	After TX completion interrupt (INT[16/17])
	accept completed	(must clear before the next packet transmission)
		* during TRANSMIT state, clearing is prohibited.
INT[24]	AutoAck ready	After the interrupt generation
INT[25]	PLL unlock detection	After the interrupt generation
		(must clear before the next packet transmission or
		reception)

FEDL7396A/B/E-07

ML7396A/B/E

•Temperature Measurement Function

ML7396 family has temperature measurement function. This temperature information can be from A_MON pin (#24) as analog output or digital information using [TEMP_MON:B0 0x79] register. Analog or digital can be switched by [RSSI/TEMP_OUT:B1 0x03] register.

Notes:

- 1) Please do not set TEMP_OUT ([RSSI/TEMP_OUT:B1 0x03(4)]) and TEMP_ADC_OUT ([RSSI/TEMP_OUT:B1 0x03(5)]) at the same time. Correct value reading may not be guaranteed.
- 2) When TEMP_ADC_OUT is set, packet data is not able to receive normally.

[Analog output]

ML7396 family has current source circuits and its current flow through $75k\Omega$ to A_MON pin (#24). From voltage information, temperature information can be obtained.

Current from currwnt source circuits are 10µA at 25°C. Following formula can be used to calculate temperature from the current.

```
Itemp = (273+ Temp) / (273+25) * 10 (μA)
```

Therefore, if $75k\Omega$ resister is connected, temprature can be calculated using following formula.

```
Vamon = (273+ Temp) / (275+25) * 10E-6 * 75000
```

If temprature is -40° C to $+85^{\circ}$ C, Vamon will be 0.59V to 0.9V.

Therefore temperature can be calculated from voltage using following formula.

Temp = Vamon * 397.3 - 273

[Digital output]

Digital temperature information is using 6bits ADC to convert from the above analog information. Internally, 4samples information are added and indicates as 8bits information in [TEMP_MON:B0 0x79] register. Ignoring low 2 bits, upper 6bits are used for average temperature information.

Temperature information is updated every 17.8µs. (if 2MHz is selected in [ADC_CLK_SET:B0 0x08] register, it is updated every 16 µs)

FEDL7396A/B/E-07

ML7396A/B/E

•Ramp control function

ML7396 has Ramp control function. This function will contribute reducing spurious emission when transmission is terminated. Ramp control will be executed when switching TX_ON to TRX_OFF state and TX_ON to RX_ON state.

The following are control bits retative with ramp control function. TXOFF_RAMP_EN ([RAMP_CNTRL:B2 0x2C(4)]): Ramp control enable bit TIM_TX_OFF1[7:0] ([TX_OFF_ADD1:B1 0x55(7-0)]): Ramp down timing adjustment when transitioning from TX_ON to TRX_OFF. TIM_RX_ON2[2:0] ([RX_ON_ADJ2:B1 0x3F(6-4)]): RX_ON timing adjustment when transitioning from TX_ON to RX_ON TIM_TX_OFF2[5:0] [2DIV_GAIN_CONTRL:B0 0x6E(7-2)]): Ramp down timing adjustment when transitioning from TX_ON to RX_ON.

[Operation Overview]

(1) Ramp down timing when transitioning from TX_ON to TRX_OFF

[Condition]

TXOFF_RAMP_EN ([RAMP_CNTRL:B2 0x2C(4)]) =0b1 TIM_TX_OFF1[7:0] ([TX_OFF_ADD1:B1 0x55(7-0)] =0xb4(400 μs), 0x42 (150μs) TIM_RX_ON2[2:0] ([RX_ON_ADJ2:B1 0x3F(6-4)]) =0b011 TIM_TX_OFF2[5:0] ([2DIV_GAIN_CONTRL:B0 0x6E(7-2)]) =0b1011_01



68/140

(2) Ramp down timing when transitioning from TX_ON to RX_ON

[Condition]

TXOFF_RAMP_EN ([RAMP_CNTRL:B2 0x2C(4)]) = 0b1 TIM_TX_OFF1[7:0] ([TX_OFF_ADD1:B1 0x55(7-0)]) =0xb4 (400 μs) TIM_RX_ON2[2:0] ([RX_ON_ADJ2:B1 0x3F(6-5)]) =0b011 TIM_TX_OFF2 ([2DIV_GAIN_CONTRL:B0 0x6E(7-2)]) =0b1011_01



(3) Ramp down timing when transitioning from TX_ON to TRX_OFF (ramp control disabled)

[Condition]

TXOFF_RAMP_EN ([RAMP_CNTRL:B2 0x2C(4)]) =0b0 TIM_TX_OFF1[7:0] ([TX_OFF_ADD1:B1 0x55(7-0)]) =0xb4 (400 μs) TIM_RX_ON2[2:0] ([RX_ON_ADJ2:B1 0x3F(6-4)]) =0b011 TIM_TX_OFF2 ([2DIV_GAIN_CONTRL:B0 0x6E(7-2)]) =0b1011_01



(4) Ramp down timing when transitioning from TX_ON to RX_ON (ramp control disabled)

[Condition]

TXOFF_RAMP_EN ([RAMP_CNTRL:B2 0x2C(4)]) =0b0 TIM_TX_OFF1[7:0] ([TX_OFF_ADD1:B1 0x55(7-0)]) =0xb4 (400 μs) TIM_RX_ON2[2:0] ([RX_ON_ADJ2:B1 0x3F(6-4)]) =0b011 TIM_TX_OFF2[5:0] ([2DIV_GAIN_CONTRL:B0 0x6E(7-2)]) =0b1011_01 RX_ON_ADJ[7:0] ([RX_ON_ADJ:B2 0x22(7-0)]) =0x0A



■RF Configuration

• Programming Channel Frequency

Maximum 16 channels can be selected. (CH#0 to CH#15) Cahnnel allocation is defined by channel #0 frequency specified by [CH0_FL:B0 0x48], [CH0_FM:B0 0x49], [CH0_FH:B0 0x4A] and [CH0_NA:B0 0x4B] registers, and channel spacing specified by [CH_SPACE_L:B0 0x4C] and [CH_SPACE_H:B0 0x4D] registers. 16 channels can be enabled or disabled by [CH_EN_L:B0 0x2E] and [CH_EN_H:B0 0x2F] registers. RF channel is set as channel number (#0 to #15) at [CH_SET:B0 0x6B] register

Notes:

- 1) Frequency range (from CH#0 to CH#15) can not include integer multiple of 36MHz. (ex: 900MHz, 936MHz)
- 2) The channel frequency must meet the following condition. If the following condition can not meet, please change the channel #0 frequency or disabling channels that can not meet the condition by [CH_EN_L:B0 0x2E] and [CH_EN_H:B0 0x2F] register.

```
36MHz * n + 2.2MHz ≤ channel frequency < 36MHz * (n+1) – 500kHz * n=integer
```

3) If the above condition can not be met, expected channel frequency is not functional or PLL may not be locked.

[Channel frequency programming flow]


OProgramming Channel#0 Frequency

Channel #0 frequency can be set by [CH0_FL:B0 0x48], [CH0_FM:B0 0x49], [CH_FH:B0 0x4A] and [CH_NA:B0 0x4B] registers.

Each setting parameters for channel #0 can be calculated using the following formula.

 $N = f / f_{REF} / P$ (Integer part) A = f / f_{REF} - N * P (Integer part) $F = \{f / f_{REF} - (N * P + A)\} * 2^{20}$ (Integer part) [note: useing 20bit circuit] Here : Channel #0 fequency f : PLL reference frequency (input clock=36MHz) f_{REF} : Dual modulus parameter (fixed to 4) Ρ Ν : N-counter parameter : A-counter parameter А F : F-counter parameter

And frequency error can be calculated using the following formula. ferr = f - $[f_{REF} * {(N * P + A) + F/2^{20}}]$

[Example] When set channel #0 frequecy to 923.1MHz, the calculations are as follows. ($f_{REF} = 36MHz$)

N = 923.1MHz / 36MHz / 4 (Integer part) = 6 A = 923.1MHz / 36MHz - 6 * 4 (Integer part) = 1 $F = \{923.1MHz / 36MHz - (6 * 4 + 1)\} *2^{20} (Integer part) = 672836 (0xA4444)$ Therefore $[CH0_FL:B0 0x48] = 0x44$ $[CH0_FM:B0 0x49] = 0x44$ $[CH0_FH:B0 0x4A] = 0x0A$ $[CH0_NA:B0 0x4B] = 0x61$

Feuqency error will be ferr = 923. 1MHz - $[36MHz * {(6 * 4 + 1) + 672836 / 2²⁰}] = +31.7Hz$

OProgramming Channel pace

Channel space can be set by [CH_SPACE_L:B0 0x4C] and [CH_SPACE_H:B0 0x4D] registers. Channel space is frequency space between centre frequency of given channel and that of adjacent channel.

Channel space setting value can be calculated using the following formula.

CH_SP_F = -	{f _{SP} / f _{REF} } * 2 ²⁰ (Integr part)	[note: using 20bit circuit]
CH_SP_F f _{SP} f _{REF}	: Channel space setting : Channel space [MHz] : PLL reference frequency (in	nput clock=36MHz)

$$\label{eq:charge} \begin{split} & [Example] \mbox{ When set channel space is 400kHz, the calculation are as follow. (f_{REF} = 36MHz) \\ & CH_SP_F = \{0.4MHz / 36MHz\} * 2^{20} (Integer part) = 11650 \ (0x2D82) \\ & Therefore \\ & [CH_SPACE_L:B0 \ 0x4C] = 0x82 \\ & [CH_SPACE_H:B0 \ 0x4D] = 0x2D \end{split}$$

• Programming IF Frequency

In order to support various data rate, RX filters have to be optimised. The RX filter can be selected according to the IF frequency. IF frequency can be set by using [IF_FREQ_H: B1 0x0A] and [IF_FREQ_L: B1 0x0B] registers. (default: 178.22kHz) According to the RATE[2:0] ([DATA_SET:B0 0x47(2-0)]) setting and NBO_SEL([DATA_SET:B0 0x47(7)]) setting, IF frequency will be multiplied automatically as following table.

	Data rate						
NBO_SEL	50kbps	100kbps	150kbps	200kbps	400kbps		
0b0	x2	x4	x4	x6	x6		
0b1	x2	x2	-	x4	-		

IF frequency value should be set as the multiplied IF frequency corresponding to each data rate becomes the values described in the following table.

NBO SEI	Data rate						
NDO_OLL	50kbps	100kbps	150kbps	200kbps	400kbps		
0b0	500kHz	720kHz	900kHz	1300kHz	2100kHz		
0b1	500kHz	720kHz	-	1300kHz	-		

[Notes]

1. NBO_SEL=0b1 can not be set for the data rate other than 50kbps, 100kbps and 200kbps.

2. For 10kbps, 20kbps, 40kbps setting, please refer to the "Initial register setting" file .

If AFC is used, IF frequency setting in [IF_FREQ_AFC_H: B0 0x30] and [IF_FREQ_AFC_L: B0 0x31] registers will be used. IF frequency setting for AFC operation is same as normal operation.

If CCA is used to detect channel carrier power, required RX filter bandwidth may be different. [IF_FREQ_CCA_H: B1 0x0C] and [IF_FREQ_CCA_L: B1 0x57] registers must be used for CCA purpose. During CCA operation IF frequency calculation becomes as below.

	Data rate					
NDO_3LL	50kbps	100kbps	150kbps	200kbps	400kbps	
0b0	x2	x6	x8	x8	x8	
0b1	x2	x2	-	x6	-	

IF frequency value for CCA operation should be set as the multiplied IF frequency corresponding to each data rate becomes the values described in the following table.

NBO_SEL	Data rate						
	50kbps	100kbps	150kbps	200kbps	400kbps		
0b0	500kHz	1500kHz	1450kHz	2000kHz	2100kHz		
0b1	500kHz	720kHz	-	1500kHz	-		
ENI-41							

[Notes]

1. NBO_SEL=0b1 can not be set for the data rate other than 50kbps, 100kbps and 200kbps.

2. For 10kbps, 20kbps, 40kbps setting, please refer to the "Initial register setting" file..

IF frequency setting value can be calculated using the following formula.

IF_FREQ = { f_{IF} / f_{REF} } * 2²⁰ (Integr part) [note: using 20bit circuit]

Here

 $\begin{array}{ll} \text{IF}_{\text{FREQ}} & : \text{IF frequency setting} \\ f_{\text{IF}} & : \text{IF frequency [MHz]} \\ f_{\text{REF}} & : \text{PLL reference frequency (input clock=36MHz)} \end{array}$

[Example] When set IF frequency is 178.22kHz, the calculation are as follow. ($f_{REF} = 36MHz$) IF FREQ = {0.17822MHz / 36MHz} * 2²⁰ (Integer part) = 5191 (0x1447)

Therefore $[IF_FREQ_H] = 0x14$ $[IF_FREQ_L] = 0x47$

• Programming BPF band width

For normal operation (including AFC) and CCA operation, optimized BPF setting are necessary. To compensating LSI variations, [BPF_ADJ_OFFSET:B1 0x1E] register indicates individual compensation value.

According to the below table, multiplying BPF_OFFSET[6:0] ([BPF_ADJ_OFFSET:B1 0x1E(6-0)]) by the coefficient value corresponding to each data rate. If BPF_OFFSET_POL ([BPF_ADJ_OFFSET:B1 0x1E(7)] = 0b1, increasing, otherwise (=0b0) decrasing to the default value corresponding each data rate.

Compensated value is set into [BPF_ADJ_H/L:B1 0x0E/0F] and [BPF_AFC_ADJ_H/L:B0 0x32/33] registers for normal operation. For CCA operation, set to [BF_CCA_ADJ_H/L:B1 0x10/11] register.

Following tables show coefficient value and default value corresponding to RATE[2:0] ([DATA_SET:B0 0x47(2-0)]) setting and NBO_SEL([DATA_SET:B0 0x47(7)]) setting

[When NBO_SEL=0b1]

Data rate	RATE[2:0]	Normal operation		CCA Operation		
[kbps]	[B0 0x47]	Coefficient value	Default value	Coefficient value	Default value	
50	0b000	1.44	0x034B	1.44	0x034B	
100	0b01	1	0x024A	0.48	0x0119	
150	0b010	0.8	0x01D4	0.497	0x0122	
200	0b010	0.554	0x0144	0.36	0x00D2	
400	0b011	0.343	0x00C8	0.343	0x00C8	

[When NBO_SEL=0b0]

Data rate	RATE[2:0]	Normal o	peration	CCA Operation		
[kbps]	[B0 0x47]	Coefficient value	Default value	Coefficient value	Default value	
50	0b000	1.44	0x034B	1.44	0x034B	
100	0b01	1	0x024A	1	0x024A	
150	0b010	-	-	-	-	
200	0b010	0.554	0x0144	0.48	0x0119	
400	0b011	-	-	-	-	

[Example]

Condition: Data rate is 100kbps, and [BPF_ADJ_OFFSET:B1 0x1E] =0x91

 $\begin{bmatrix} BPF_ADJ_H/L:B1 \ 0x0E/0F \end{bmatrix} = 0x24A + 1 * (0x11) = 0x025B \\ \begin{bmatrix} BPF_AFC_ADJ_H/L:B0 \ 0x32/33 \end{bmatrix} = 0x24A + 1 * (0x11) = 0x025B \\ \begin{bmatrix} BF_CCA_ADJ_H/L:B1 \ 0x10/11 \end{bmatrix} = 0x119 + 0.48 * (0x11) = 0x0121 \\ \end{bmatrix}$

Note: For 10kbps, 20kbps, 40kbps setting, please refer to the "Initial register setting" file.

ML7396A/B/E

• Programming GFSK modulation

By setting GFSK_EN ([DATA_SET;B0 0x47(4)]) =0b1, GFSK modulation can be selected.

OProgramming GFSK frequency deviation

In GFSK modulation, frequency deviation can be set by $[F_DEV_L:B0 \ 0x4E]$ and $[F_DEV_H:B0 \ 0x4F]$ registers. Frequency deviation setting value can be calculated using the following formula. $F_DEV = \{f_{DEV} / f_{REF}\} * 2^{20}$ (Integer part) [note: using 20bit circuit] Here F_DEV : Frequency deviation setting f_{DEV} : Frequency deviation [MHz] f_{REF} : PLL reference frequency (input clock=36MHz) [Example] When set frequency deviation is 50 kHz at 100kbps, the calculation are as follow. ($f_{REF} = 36$ MHz) $F_DEV = \{0.05$ MHz / 36MHz \} * 2²⁰ (Integer part) = 1456 (0x05B0) Therefore

 $[F_DEV_L:B0\ 0x4E] = 0xB0$ $[CH_SPACE_H:B0\ 0x4D] = 0x05$

Following table shows frequency deviation value with modulation index (m) = 1 for each data rate.

Pegiator	Data rate					
Register	50kbps	100kbps	150kbps	200kbps		
[F_DEV_L:B0 0x4E]	0xD8	0xB0	0x44	0x60		
[F_DEV_H:B0 0x4F]	0x02	0x05	0x04	0x0B		

Note: For 10kbps, 20kbps, 40kbps setting, please refer to the "Initial register setting" file.

OProgramming Gaussian Filter

Gaussian filter can be set by [GFIL00/FSK_FDV1:B0 0x59] to [GFIL11:B0 0x64] registers. BT value of Gaussian filter and setting value to related registers are shown in the below tables. All setting values are described as hexadecimal value. Remarks: Setting values for BT=0.5 at 100kbps are set as initial values in registers related to Gaussian filter, since initial values of [DATA_SET:B0 0x47] register is GFSK enable and 100kbps setting.

Register	Address:	bit	BT=1.0	BT=0.5	BT=0.4	BT=0.3	BT=0.25
		[1:0]	0	0	0	0	1
	0	[3:2]	0	0	0	0	1
GFILUU	0x59	[5:4]	0	0	0	1	1
		[7:6]	0	0	0	1	2
	0.450	[3:0]	0	0	0	1	3
GFILUT	UXSA	[7:4]	0	0	1	2	4
	Oven	[3:0]	0	0	1	3	5
GFILUZ	UCSD	[7:4]	0	1	2	5	6
GFIL03	0x5c	[7:0]	00	01	03	06	07
GFIL04	0x5d	[7:0]	00	03	05	08	09
GFIL05	0x5e	[7:0]	00	05	08	0A	0A
GFIL06	0x5f	[7:0]	00	09	0C	0C	0C
GFIL07	0x60	[7:0]	03	0F	0F	0E	0D
GFIL08	0x61	[7:0]	0B	15	13	10	0E
GFIL09	0x62	[7:0]	1D	1A	17	13	0F
GFIL10	0x63	[7:0]	35	1F	1A	14	10
GFIL11	0x64	[7:0]	40	20	1A	14	12

Gaussian filter register setting (for 10kbps/20kbps/40kbps/50kbps/100kbps/150kbps/200kbps) (HFX)

Gaussian filter register setting (for Optional 400kbps)

Register Address: bit BT=1.0 BT=0.5 BT=0.4 BT=0.3 BT=0.3 GFIL00 0x59 [1:0] 0	0.25)
GFIL00 0x59 [1:0] 0 0 0 0 0 [3:2] 0 0 0 0 [5:4] 0 0 0 0)
GFIL00 0x59 [3:2] 0 0 0 0 0 [5:4] 0 0 0 0	
[5:4] 0 0 0 0)
)
[7:6] 0 0 0 0)
CEIL01 [3:0] 0 0 0 0)
[7:4] 0 0 0 0)
GEIL 02 0x5B [3:0] 0 0 0 0)
[7:4] 0 0 0 0	I
GFIL03 0x5C [7:0] 00 00 00 00 00	1
GFIL04 0x5D [7:0] 00 00 00 01 0	3
GFIL05 0x5E [7:0] 00 00 01 03 0	5
GFIL06 0x5F [7:0] 00 00 02 07 0	9
GFIL07 0x60 [7:0] 00 03 07 0C 0	F
GFIL08 0x61 [7:0] 00 0B 10 14 1	5
GFIL09 0x62 [7:0] 05 1D 1F 1D 1	A
GFIL10 0x63 [7:0] 3C 35 2D 24 1	F
GFIL11 0x64 [7:0] 7E 40 34 28 2	0

• Programming FSK modulation

By setting GFSK_EN ([DATA_SET;B0 0x47(4)]) =0b0, FSK modulation can be selected. In FSK modulation, fine frequency deviation can be set by [GFIL00/FSK_FDEV1:B0 0x59] to [GFIL03/FSK_FDEV4:B0 0x5C] registers. By setting [FSK_TIME1:B0 0x65] to [FSK_TIME4:B0 0x68] registers, FSK timing can be fine tuned.



Symbol	Register	Address	Function	Symbol	Register	Address	Function
i	FSK_FDEV1	0x59		0	FSK_TIME1	0x65	Modulation
ii	FSK_FDEV2	0x5a	Freq dev	2	FSK_TIME2	0x66	timing by
iii	FSK_FDEV3	0x5b	33.4x2(Hz)	3	FSK_TIME3	0x67	4MHz counter
iv	FSK_FDEV4	0x5c		4	FSK_TIME4	0x68	

[Note]

1. FSK modulation does not support optional 400kbps.

FEDL7396A/B/E-07

ML7396A/B/E

• Programming Data rate changing

50kbps, 100kbps, 200kbps and 400kbps data rate can be chnaged by RATE[2:0] ([DATA_SET:B0 0x47(2-0)]). When changing data rate, below registers may have to be changed.

Note:

- 1. Depending on data rate, the following chage may not be necessary. For details, please refer to each register setting value corresponding to each data rate in "Initial register setting" file.
- 2. Please change data rate setting in TRX_OFF state.

[Bank0]

[RATE_SET1:B0 0x04] register (Note: setting is necessary only when changing to 150kbps.) [RATE_SET2:B0 0x05] register (Note: setting is necessary only when changing to 150kbps.)

[IF_FREQ_AFC_H:B0 0x30] register [IF_FREQ_AFC_L:B0 0x31] register [BPF_AFC_ADJ_H:B0 0x32] register [BPF_AFC_ADJ_L:B0 0x33] register [TX_PR_LEN:B0 0x42] register [CH_SPACE_FL:B0 0x4C] register [CH_SPACE_FH:B0 0x4D] register [F_DEV_L:B0 0x4E] register [F_DEV_H:B0 0x4F] register [2DIV_SEARCH:B0 0x6F] register

[Bank1]

[PLL_CFP_ADJ:B1 0x09] register [IF_FREQ_H:B1 0x0A] register [IF_FREQ_L:B1 0x0B] register [IF_FREQ_CCA_H:B1 0x0C] register [IF_FREQ_CCA_L:B1 0x0D] register [BPF_ADJ_H:B1 0x0E] register [BPF_ADJ_L:B1 0x0F] register [BPF_CCA_ADJ_H:B1 0x10] register [BPF_CCA_ADJ_L:B1 0x11] register

[Bank2 registers]

[RATE_ADJ1:B2 0x2A] register	(
[RATE_ADJ2:B2 0x2B] register	(

(Note: setting is necessary only when changing to 150kbps.) (Note: setting is necessary only when changing to 150kbps.)

• Programming narrow band option setting

By setting NBO_SEL ([DATA_SET:B0 0x47(7)]) = 0b1, narrow bandwidth mode can be selected. The narrow band mode is applying 200 kHz channel spacing instead of 400 kHz defined in IEEE802.15.4g standard. When selecting the narrow bandwidth mode, below registers should be changed to narrow RX bandpass filter bandwidth.

[Bank0]

[IF_FREQ_AFC_H:B0 0x30] register [IF_FREQ_AFC_L:B0 0x31] register [BPF_AFC_ADJ_H:B0 0x32] register [BPF_AFC_ADJ_L:B0 0x33] register

[Bank1]

[PLL_CFP_ADJ:B1 0x09] register [IF_FREQ_H:B1 0x0A] register [IF_FREQ_L:B1 0x0B] register [IF_FREQ_CCA_H:B1 0x0C] register [IF_FREQ_CCA_L:B1 0x0D] register [BPF_ADJ_H:B1 0x0E] register [BPF_ADJ_L:B1 0x0F] register [BPF_CCA_ADJ_H:B1 0x10] register [BPF_CCA_ADJ_L:B1 0x11] register

■RF adjustment

•PA adjustment

ML7306 family has output circuits for 1mW and 20mW (10mW as well). Output circuits can be selected by PA_SEL ([PA CNTRL:B1 0x07(4)]).

Each output power can be adjusted with 16 resolutions by using [PA_ADJ1:B1 0x04] to [PA_ADJ3:B1 0x06] registers and [PA_REG_ADJ1:B1 0x33] to [PA_REG_ADJ3:B1 0x35] registers. In each register, 20mW circuit is adjusted by upper 4bits and 1mW circuit is adjusted by lower 4bits. 3 setting value can be stored for each output power circuit. Applying setting can be selected by PA_ADJ_SEL[1:0] ([PA_CNTRL:B1 0x07(1-0)]).

When switching output power between 10mW and 20mW, 10mW adjustment setting value stored into [PA_ADJ1:B0 0x04] and those for 20mW is stored into [PA_ADJ2:B1 0x05]. After that, output power can be switched by PA_ADJ_SEL[1:0] setting. Maximum 3 settings can be stored for each output circuit.

Note: Output impedance at PA_OUT pin (#27) differs between 1mW output circuit and 20mW output circuit. Therefore, the most optimized matching circuit will also be different.

Following table shows setting validity corresponfding to PA_SEL and PA_ADJ_SEL[1:0] setting.

PA_SEL (B1 0x07)	PA_ADJ_SEL [1:0] (B1 0x07)	PA adjustment registers						PA regulator adjustment registers		
		PA_ADJ1		PA_ADJ2		PA_ADJ3		PA_REG_ADJ1	PA_REG_ADJ2	PA_REG_ADJ3
		[7:4]	[3:0]	[7:4]	[3:0]	[7:4]	[3:0]	[2:0]	[2:0]	[2:0]
0b0	0b01		valid					valid		
0b0	0b10				valid				valid	
0b0	0b11						valid			valid
0b1	0b01	valid						valid		
0b1	0b10			valid					valid	
0b1	0b11					valid				valid

•I/Q adjustment

Image rejection ratio can be adjusted by tuning IQ signal balance. The adjustment procedure is as follows:

- From SG, image frequency signal is input to ANT pin (#30). Input signal: no modulation.wave Input frequency: channel frequency - (2 * IF frequency) In case of 100kbps, IF frequency = 720kHz. please refer to the "Programing IF frequency". Input level: -70dBm
- 2. By setting RSSI_OUT ([RSSI/TEMP_OUT:B1 0x03(0)]) =0b1, outputing RSSI from A_MON pin (#24).
- 3. Issuing RX_ON by [RF_STATUS:B0 0x6C] register, by adjusting [IQ_MAG_ADJ:B1 0x14] and [IQ_PHASE_ADJ: B1 0x15] registers, finding setting value so that RSSI value is minimum by measuring A_MON pin (#24).

[I\Q adjustment flow]



VCO adjustment

In order to compensate VCO operation margin, optimized capacitance compensation value should be set in each operation frequency. This capacitance compensation value can be acquired by VCO calibration.

By performing VCO calibration when power-up or reset, acquired capacitance compensation values for upper limit and lower limit of operation frequency range (for both TX/RX), based on this value optimised capacitance value is applied during TX/RX operation. Lower limit frequency can be set by [VCO_CAL_MIN_FL:B1 0x16] to [VCO_CAL_MIN_FH:B1 0x18] registers. Upper frequency is defineed by [VCO_CAL_MAX_N:B1 0x19] register as frequency range.

[VCO adjustment flow]

The following flow is the procedure for acquiring capacitance compensation value when power-up or reset.



Note: VCO calibration should be performed only during IDLE state.

ML7396A/B/E

VCO calibration is necessary every 0.9ms to 4.2ms.

After completion, capacitance compensation values are stored in the following registers. Capacitance compensation value at lower limit frequency: [VCO CAL MIN:B1 0x1A]

Capacitance compensation value at upper limit frequency: [VCO_CAL_MAX:B1 0x1B]

In actual operation, based on the 2 compensation values, the most optimized capacitance value for the frequency is calculated and applied. The calculated value is stored in [VCO_CAL:B1 0x1C] register.

By evaluation stage, if below values are stored in the MCU memory and uses these values upon reset or power-up, calibration operation can be omitted.

Registers to be saved in the MCU memory.

[VCO_CAL_MIN_FL:B1 0x16] [VCO_CAL_MIN_FM:B1 0x17] [VCO_CAL_MIN_FH:B1 0x18] [VCO_CAL_MAX_N:B1 0x19] [VCO_CAL_MIN:B1 0x1A] [VCO_CAL_MAX: B1 0x1B]

NOTE:

- 1. For lower limit frequency, please use frequency at least 2MHz lower than operation frequency
- 2. For upper limit frequency should be selected so that operation frequency is in the frequency range.
- 3. Frequency range should not include 36MHz multiplied frequency, i.e. 900MHz, 936MHz.
- 4. In case of like a channel change, if the setting frequency is outside of calibration frequency range, calibration process has to be performed again with proper frequency.

•VCO lower limit frequency setting

As described in the "Programing Channel #0 Frequency", VCO lower limit frequency can be set by setting F-counter parameter into [VCO_CAL_MIN_FL:B1 0x16], [VCO_CAL_MIN_FM:B1 0x17] and [VCO_CAL_MIN_FH:B1 0x18] registers. N-counter and A-counter parameters are applied the valu stored in [CH0_NA:B0 0x4B] register.

Lower limit frequency setting value can be calculated using the following formula.

If operation low limit frequency is 923.1MHz, N= 6 and A=1. Setting value should be lower than 2MHz. Then in following example, lower limit frequency is set to 921.1MHz. ($f_{REF} = 36$ MHz)

LOW_F = $\{921.1 - (4 * 6 + 1) * 36$ MHz $\}$ /36MHz * 2²⁰ (Integer part) = 614582 (0x960B6)

Setting values for each register is as follows:

[VCO_CAL_MIN_FL:B1 0x16]= 0xB6 [VCO_CAL_MIN_FM:B1 0x17]= 0x60 [VCO_CAL_MIN_FL:B1 0x18]= 0x09 •VCO upper limit frequency setting

VCO upper limit frequency is calculated as following formula, based on low limit frequency values and VCO_CAL_MAX_N[4:0] ([VCO_CAL_MAX_N: B1 0x19(5-0)]).

VCO calibration upper limit frequency = VCO calibration lower limit frequency (B1 0x16-0x18) + Δ F(B1 0x51)

 ΔF is defined in the table below.

VCO_CAL_MAX_N[4:0]	ΔF[MHz]
0b0_0000	1.125
0b0_0001	2.25
0b0_0011	4.5
0b0_0111	9
0b0_1111	18
0b1_1111	36
Other than aboev	Prohibited

• Energy Detection value (ED value) adjustment

[ED value adjustment]

ED value is calculated by RSSI signal (analog signal) from RF part,. By performing the following adjustment, it is possible to correct the variation in LSIs.

The gain adjustment and related registers are described below.

In order to cover wider input range, gain should be changed at given point. Threshold for gain change points are set by [GAIN_MtoL:B1 0x1C] to [GAIN_MtoH:B0 0x1F]. [RSSI_ADJ_M:B1 0x20] and [RSSI_ADJ_L:B1 0x21] registers are used to addition values to maintain linearity when changing gain. RSSI slope can be set to [RSSI_VAL_ADJ:B1 0x23] register so that ED value can be between 0x00(min) and 0xFF(max). For thse register setting, please use the value specified in the "Initial register setting" file.

Adjusting the input level variation for the same input level can be set to [RSSI_ADJ:B1 0x02] register. It must compensate the slope before compensation defined by [RSSI_VAL_ADJ:B1 0x23] register. However, if positive value is set, ED value cannot be decreased down to 0x00 at low input signal level. If negative value is set, ED value cannot be increased up to 0xFF.



RF input level

Operation in the High gain range: Operation in the Middle gain range:

Operation in the Low gain range:

RSSI value>GAIN_HtoM, and move to Middle gain. RSSI value>GAIN_MtoL, and move to Low gain. GAIN_MtoH≥RSSI value, and move to High gain. GAIN_LtoM≥RSSIvalue, and move to Middle gain.

FEDL7396A/B/E-07

■Other Setting

•BER measurement setting

The following registers setting are necessary for RX side when measuring BER.

[PLL_MON/DIO_SEL:B0 0x69] = 0x01 [DEMOD_SET:B1 0x01] = 0x80 [DEMOD_SET2:B2 0x0A] = 0x10 [SYNC_MODE:B2 0x12] = 0x00

Flow Charts

Initialization

In initialization status, interrupt process, registers setting, VCO calibration are necessary.

(1) Interrupt process

Upon reset, all interrupt notification settings ([INT EN GRP1-4:B0 0x2A-0x2D]) are enabled.

After hard reset is released, INT[00] (group 1: Clock stabilization completion interrupt) will be detected. After INT[00] notification, please mask unused interruput elements by using [INT EN GRP1:B0 0x2A] to [INT EN GRP4] registers. If interrupt elements are stored internaly, interrupt will generate as soon as interrupt is unmasked, unless clearing the interrpt. When clearing interrupt, it is recommended to clear interrput after masking the interrupt.

(2) Registers setting

In reset value setting, clock is output from DMON pin (#17). If clock output is not used, please assign another monitoring function to DMON pin and terminate clock output.

After hard reset is released, all registers are accesible except for FIFO access registers and BANK1 registers before INT[00] notification.

(3) VCO calibration

Executing VCO calibration after setting upper and lower limit of the operation frequency range. Operating frequency should be in the calibration frequency range. In case of using frequency which is outside of calibration frequency range, calibration process has to be performed again with proper frequency.

During VCO calibration, please register access is prohibited.

FEDL7396A/B/E-07

ML7396A/B/E



FEDL7396A/B/E-07

ML7396A/B/E

•TX mode (DIO mode)

DIO (TX) mode can be selected by setting DIO_EN ([PLL_MON/DIO_SEL:B0 0x69(1)]) =0b1. In DIO (TX) mode, when issuing TX_ON command, data input to DIO pin (#15) will be transmitted to the air. TX Data following SFD field should be input from host MCU and TX data should be synchronized with DCLK from DCLK pin (#16). After TX completion, TRX_OFF command should be issued.

TX data request accept completion interrupt (INT[22] or INT[23] group3) notification should be required to start DIO (TX) transmission. Before issuing TX_ON command, writing dummy data to a FIFO to generate TX data request accept completion interrupt. More than 4byte dummy data (excluding Lngth field) is required.

[Example: Setting minimum dummy packet]

Set CRC_DONE ([FEC/CRC_SEC:B0 0x46(0)]) =0b0, and write 0x00-01-02 (3byte) tp [WR_TX_FIFO:B0 0x7E] register.

Note: The first TX data input during DIO (TX) mode.

Initial status of DCLK pin (#16) is "L". Therefore there is no falling edge for the 1st TX data, the 1st TX data should be pre-set to DIO pin (#15) before writing dummy packet.

For more details, please refer to the explanation in following page.

TX data corresponding to each register setting and DIO input is as below:

[Example] Transmitting prEN 13757-4rev Mode C format A packet (ML7396E)

Case 1: Input TX data at rising edge of DCLK [Conditions] [PREAMBLE_SET:B0 0x39] =0x55 [SFD1_SET1:B0 0x3A] =0x55 [SFD1_SET2:B0 0x3B] =0x55 [TX_PB_LEN:B0 0x42] =0x03 [RX_PR_LEN/SFD_LEN:B0 0x43] =0x02



FEDL7396A/B/E-07

ML7396A/B/E



•RX mode (DIO mode)

DIO (RX) mode can be selected by setting DIO_EN ([PLL_MON/DIO_SEL:B0 0x69(1)]) =0b1 and RX_FIFO_MON ([PLL_MON/DIO_SEL:B0 0x69(1)]) =0b1. In DIO (RX) mode, when issuing RX_ON command, preamble and SFD detection will be started. After preamble and SFD are detected, RX data is output through DIO pin (#15). RX Data following SFD field are output and RX data should be read at rising edge of DCLK from DCLK pin (#16). After RX completion, TRX_OFF command should be issued.

Like packet mode, preamble and SFD detection are done according to the settings of [PREAMBLE_SET:B0 0x39], [SFD1_SET1:B0 0x3A] to [SFD1_SET4:B0 0x3D], [RX_PR_LEN/SFD_LEN:B0 0x43] and [SYNC_CONDITION:B0 0x44] registers. After SFD is detected, SFD detection interrupt (INT[11] group2) will generate.

The first RX data is output at the first rising edge of DCLK after SFD detection interrupt notification.(Timing from SFD detection interrupt to the first DCLK rising edge is 9µs at 100kbps setting.)



ML7396A/B/E

•TX mode (Packet mode, packet length \leq 256byte)

Packet mode can be selected by setting DIO_EN ([PLL_MON/DIO_SEL:B0 0x69(1)]) =0b0. In Packet mode, each TX data is written into a FIFO by [WR_TX_FIFO:B0 0x7E] register. After writing full TX data of a packet, issuing TX_ON command. Following PB (preamble), SFD data, TX data is transmitted to the air. When CRC is enabled, the CRC calcuration will be done automatically and CRC result is set to FCS field and transmitted to the air.

After TX completion interrupt (INT[16]/[17] group3) occurs, the interrupt must be cleared. If the next TX packet is sent, the next TX packet data is written to a FIFO. If RX is expected after TX, RX_ON should be issued by [RF_STATUS:B0 0x6E] register. TX can be terminated by issuing TRX_OFF by [RF_STATUS:B0 0x6E] register.

At every packet writing, FIFO0 and FIFO1 are switched automatically. (FIFO0 \rightarrow FIFO1 \rightarrow FIFO0)

ML7396A/B/E



•TX mode (Packet mode, packet length \geq 257byte)

The host MCU should write TX data to a FIFO while checking FIFO-Full interrupt (INT[05] group1) and FIFO-Empty interrupt (INT[04] group1) in order to avoid FIFO-Overrun or FIFO-Underrun. Other operation are same as packet mode (less than 256byte).

Enabling FAST_TX mode by setting AUTO_TX ([PACKET_MODE_SET:B0 0x45(2)] =0b1 and FAST_TX_TRG[7:0] ([FAST_TX_SET:B0 0x6A(7-0)], TX will start when data amount written to a FIFO exceeds the setting value of FAST_TX_TRG[7:0].



•TX mode (Ack receiving with address filter)

Even when Address Filtering function is enabled, Ack packet (or beacon packet) will be received. However dscarding Ack packet can be set by RX_ACK_CANCEL ([AUTO_ACK_SET:B0 0x55(7)]) =0b1.

And when AUTO_RX_EN ([AUTO_ACK_SET:B0 0x55(6)])=0b1, the Ack packet just after transmitting ACK request packet can be received without discarding.



Note: Ack packet is detected by frame type only. Therefore even if the first Ack packet destination is different address, this Ack packet will be received. The following process is as below;

① Address match

Following 2nd packet will be discarded.

2 Address mismatch

By setting RX_ACK_CANCEL=0b0, maintain RX until receiving Ack packet with right address.

ML7396A/B/E

•RX mode (Packet mode, packet length \leq 256 bytes)

Packet mode can be selected setting DIO_EN ([PLL_MON/DIO_SEL:B0 0x69(1)]) =0b0. In DIO mode, when issuing RX_ON command, preamble and SFD detection will be started. After preamble and SFD are detected, RX data will be stored into a FIFO. After RX completion interrupt (INT[18]/[19] group3) occurs, the host MCU will read RX data from [RD_RX_FIFO:B0 0x7F] register. If CRC error interrupt (INT[20]/[21]) is generated, FIFO data has to be cleared by setting (FIFO_CLR1/0 ([INT_SOURCE_GRP1:B0 0x26(7/6)]) =0b0. After clearing RX retaive interrpts, if receiving the next packet, maintain RX_ON status and waiting for next RX completion interrupt. If TX is expected after RX, TX_ON should be issued by [RF_STATUS:B0 0x6E] register.

If FIFO-Full trigger and FIFO-Empty trigger are not used, please set 0x00 to both [RX_ALARM_LH:B0 0x37]) and [RX_ALARM_HL:B0 0x38)] registers.



•RX mode (Packet mode, packet length \geq 257 bytes)

The host MCU should read RX data from a FIFO while checking FIFO-Full interrupt (INT[05] group1) and FIFO-Empty interrupt (INT[04] group1) in order to avoid FIFO-Overrun or FIFO-Underrun. Other operation are same as packet mode (less than 256byte).



•RX mode (IEEE802.15.4d mode)

When using IEEE80.15.4d mode by IEEE_MODE ([PACKET_MODE_SET:B0 0x45(1)]) =0b0, Basic flowchart is same as IEEE 802.15.4g. However reading 1byte dummy data should be required after reading amount of data given by Length field.



•ACK TX mode (AUTO_ACK, packet length \leq 256 bytes)

When AUTO_ACK function is enabled by AUTO_ACK_EN ([AUTO_ACK_SET:B0 0x55(4)]) =0b1, if receiving TX packet with ACK request, preparing TX Ack packet (TX_ON) or transmitting Ack packet automatically (when using Ack timer).







•ACK TX mode (without AUTO_ACK)

Below flowchart shows the Ack packet transmission without AUTO_AUK function. By using FIFO-Full interrupt (INT[05] gtoup1), the host MCU write Ack packet to a FIFO during RX. After RX completion, transmitting Ack paket.



FEDL7396A/B/E-07

ML7396A/B/E

Address Filter

When Address filtering function is enabled, if receiving packet which address field are mismatch, Packet discard completion interrupt (INT[03] group1) will be generated. At this time, if ADDFIL_NG_SET ([PACKET_MODE_SET:B0 0x45(5)]) =0b0, aborting packet data immediately after address mismatch detection and CRC error interrupt (INT[20]/[21] group3) is also generated at the same time. (The details of interrupt notifiaction, please refer to the [Interrupts timing when using INT_TIM_CTRL] in "Address filtering function".) After notifying Packet discard completion interrupt and CRC error interrupt, it is need to clear FIFO by [INT_SOURCE_GRP1:B0 0x24] register or reading out data specified by Lngth field from the FIFO, in order to store next packet to right FIFO. After that, clearing Packet discard completion interrupt and CRC error interrupt, and then waiting next packet.



•FIFO Clear (Rx)

When RX completion interrupt (INT[18]/[19] group3) and CRC error interrupt (INT[20]/[21] group 3) is notified in the same time, clearing FIFO by set 0b0 to FIFO_CLR0/1 ([INT_SOURCE_GRP1:B0 0x24(6/7)]) if no need to read remaining RX data. And then clearing RX completion interript and CRC error interrupt.

If receiving next packet, keeping RX_ON state. If terminating RX_ON state, please issueing TRX_OFF command by [RF_STATUS:B0 0x6C] register. Be sure to clear the correct FIFO bank only. Alternatively, FIFO can be cleared by issueing PHY reset by using [RST_SET:B0 0x01] register.



• SLEEP

Set 0b1 to SLEEP_EN ([CLK_SET:B0 0x02(5)]) in order to enter into SLEEP state. SLEEP state can be released by setting SLEEP_EN=0b0.



•ED Scan

ED value will be automatically acquired by issuing RX_ON by [RF_STATUS:B0 0x6C] register after setting ED_CALC_EN [ED_CNTRL:B0 0x1B(7)]) =0b1. ED values is constantly updated when ED_CALC_EN=0b1 during RX_ON state.

When changing RF channel, once set ED_CALC_EN=0b0 and set 0b1 again after RF channel change completion. Except for RF channel change, please do not set 0b0 to ED_CALC_EN bit.



CCA operation

Normal mode

CCA normal mode will be executed by issueing RX_ON by [RF_STATUS:B0 0x6C] register after setting CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b0 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b0. Compariing acquired ED average value with CCA threshold value in [CCA_LEVEL:B0 0x13] register and notice the result. After CCA execution, CCA_EN is turned disabled, and RF maintains RX_ON state. Even if set CCA_EN=0b1 during RX_ON state, CCA can be performed by. However, in this case, 16µs - 32µs (2 cycle of A/D conversion) WAIT is automatically added as the filter stabilization period before CCA execution. (If CCA_EN=0b1 is set before issuing RX_ON, WAIT is not added because filter stabilization period is included in RF transition period.)

If bit synchronization is detected during CCA, keep receiving with wider BPF bandwidth for CCA operation. If CCA is executed after bit synchronization detection, CCA is executed with normal BPF bandwidth.

CCA execution is also possible during diversity search. In this case, after CCA completion diversity search will be resumed automatically.


•Continuous mode

CCA continuous mode will be executed by issueing RX_ON by [RF_STATUS:B0 0x6C] register after setting CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b0 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b1. In this mode, CCA continues until CCA_LOOP_STOP ([CCA_CNTRL:B0 0x15(6)]) =0b1 is set. In this mode, CCA_DONE ([CCA_CNTRL: B0 0x15(2)]) will not be 0b1 and CCA completion interrupt (INT[08] group2) is not generated. During CCA execution, CCA_RSLT[1:0] ([CCA_CNTRL:B0 0x15(1-0)]) and CCA_PROG[9:0] ([CCA_PROG_L/H:B0 0x19(7-0)/1A(1-0)]) are constantly updated. The value will be kept by setting CCA_LOOP_STOP=0b1.



•IDLE detection mode

CCA is continuously executed until IDLE is detected. CCA (IDLE detection mode) will be executing by setting RX_ON by [RF_STATUS:B0 0x6C] register after setting CCA_EN ([CCA_CNTRL:B0 0x15(4)])=0b1, CCA_IDLE_EN ([CCA_CNTRL:B0 0x15(3)])=0b1 and CCA_LOOP_START ([CCA_CNTRL:B0 0x15(5)])=0b0.



In the below condition, CCA (IDLE detection mode) will be executed automatically.

1. When set 0b1 to ting CCA_AUTO_EN ([CCA_CNTRL:B0 0x15(7)]), CCA (IDLE detection mode) will be executed after receiving Ack request packet.



 When Address Filtering function is enabled by set 0b1 to one of bit4-0 in [ADDFIL_CNTRL:B2 0x60] register, and if ADDFIL_IDLE_DET ([PACKET_MODE_SET:B0 0x45(0)]) =0b1, CCA (IDLE detection mode) will be executed after discardingRx data.



•2 diversity operation

After setting 2DIV_EN ([2DIV_CNTRL: B0 0x71(0)])=0b1, issuing RX_ON by [RF_STATUS:B0 0x6C] register. Antennas are switched to acquire each ED value, the antenna with higher ED value will be automatically selected.

ML7396 supports recovering function from incorrect diversity completion caused by errornous detection due to thermal noize, After dicersity search completion, if preamble can not be detected until antenna search timer expiration, ML7396 judges the previous diversity search completion is incorrect and resume diversity operation automatically.

When resume diversity operation for next packet receiving, please clear RX completion interrupt (INT[18]/[19] group3) and Diversity search completion interrupt (INT[09] group2). For details, please refer to "Diversity function".

ED values ([ANT1_ED:B0 0x73], [ANT2_ED:B0 0x74] registers) from diversityantennas and the diversity result ([2DIV_RSLT:B0 0x72(1-0)]) will be cleard when clearing Diversity search completion interrpy, clearing RX completion or Diversity resume by errornous detection. ED values and diversity result should be read before clearing RX completion interrupt.



•CCA operation during diversity

If CCA is executed during diversity operation, there is a case CCA_DONE ([CCA_CNTRL:B0 0x15(2)]) is not notified and keep CCA operation. When executing CCA during diversity, set CCA-competion wait timer (case1), or once disabling diversity before CCA execution (case 2).

Case 1: Set CCA completion wait timer



ML7396A/B/E





•Error process

•CRC Error

Case 1: CRC error occurs due to bit error

If CRC error occurs due to bit error, no need to read out Rx data from FIFO. By issuing PHY reset by [RST_SET:B0 0x01] register or FIFO clear by [INT_SOURCE_GRP1:B0 0x24] register, receiving status can be maintained. For details of FIFO clear, please refer to "FIFO clear" in "Flow Charts".

Case 2: Out-of-sync detection after SFD detection (During Length, Data, CRC field receiving)

If out-of-syn is detected after SFD detection, CRC error interrupt (INT[20]/[21] group3) will be notified. However RX completion interrupt (INT[18]/[19] group3) will not be generated. If this case occurs, read Rx data that amount is specified Length field from FIFO and then clearing CRC error interrupt.



•TX FIFO Access Error

If one of the following conditions is met, TX FIFO access error interrupt (INT[15] group2) will be generated.

- The 3rd packet data is written to a FIFO when the transmitting data remain in both FIFO0 and FIFO1.
- Data write overflow occurs to a FIFO.
- No TX data in the TX_FIFO during TX data transimission.

When TX FIFO access error interrupt occurs, issuing TRX_OFF after TX completion interrupt(INT[16]/[17] group3) is recognized, or issueing Force_TRX_OFF by [RF_STATUS:B0 0x0A] register without waiting for TX completion interrupt. After that, clearing TX completion interrupt and TX FIFO access error interrupt..

If TX FIFO access error occurs, subquent TX data will be inverted. CRC error should be detected at rexeiver side even if TRX_OFF is issued when TX completion interrupt detected.



ML7396A/B/E

•RX FIFO Access Error

If one of the following conditions is met, RX FIFO access error interrupt (INT[14] group2) will be generated.

- Receiving the 3rd packet when the receiving data remain in both FIFO0 and FIFO1.
- RX data overflow occurs to RX_FIFO (Overrun)
- Read RX_FIFO during no data in the RX_FIFO (Underrun)

When RX FIFO access error interrupt occurs, after RX completion interrupt (INT[18]/[19] group3) is recognized, issuing PHY reset by [RST_SET:B0 0x01] register or FIFO clear by [INT_SOURCE_GRP1:B0 0x24] register. After that, clearing RX completion interrupt and RX FIFO access error interrupt.

After receiving 2 packets, by setting CLK1_EN ([CLK_SET:B0 0x02(1)] = 0b0, RX FIFO access error can be avoid.



PLL Unlock Detection

\circ TX

During TX, if PLL unlock is detected, PLL unlock interrupt (INT[25] group4) will be generated. When PLL unlock interrupt occurs, Force_TRX_OFF is automaticcally issued and move to IDLE state.

Before next TX operation, issuing PHY reset by [RST_SET:B0 0x01] register and clearing PLL unlock interrupt should be required.



\circ RX

During RX, if PLL unlock is detected, PLL unlock interrupt (INT[25] group4) will be generated. During RX, even if PLL unlock is detected, RX_ON state is maintained (do not move to IDLE state).

Before next RX operation, issuing PHY reset by [RST_SET:B0 0x01] register and clearing PLL unlock interrupt should be required.



•Data Rate Change sequence

When changing data rate during operation, data rate should be set in TRX_OFF state. Issuing MODEM reset by [RST_SET: B0 0x01] register is required after data rate change. If not issuing MODEM reset, ML7396 can not transmit or receive correctly.



■Timing Chart

The followings are operation timing of major functions.

[Note]

Bold characters indicate pins relative signals. Non bold characters indicate internal signal.

•Start up



FEDL7396A/B/E-07

ML7396A/B/E

•TX

Conditions •Symbol rate: •Preamble length •SFD length: •Length: •CRC: •Data length: •Ramp control: *Lamp cont [TX_OFF]	100 kbps 100 kbps 2 byte 2 byte 8 bit (1 byte) 100 byte On trol timing can be adjusted by the [2DIV_GAIN_CNTRL:B0 0x6E], [RX_ON_ADJ2:B1 0x3F] and ADJ1:B1 0x55] registers. For more details, please refer to the "Ramp control function".	
	FIFO write $([RF_STATUS:B0 0x6c(3-0)])$ TRX_OFF command $([RF_STATUS:B0 0x6c(3-0)])$ $([RF_STATUS:B0 0x6c(3-0)])$,
SCEN	Host MCU interrupt proce	ssing
TX complete		
PD_DATA_CFM0/T [PD_DATA_REQ:B	00 0x28]	
RF status	TRX_OFF(IDLE) TX_ON TRX_OFF(I	DLE)
PLL enable	→ 18µs	
TX enable (TX_ON)	\rightarrow 27µs \rightarrow \rightarrow 6 µs	
PA enable (PA_ON)	44.4μs [PA_ON_ADJ:B2 x1E]	
DATA enable	(Num TX symbol +3) * Symbol duration	
Air .	52μs (((4+2+2+100+1)*8+3)*10μs = 8,750 μs 3μs	
SINTN	INT[10] interrupt [INT_SOURCE_GRP2:B0 0x25] [INT_SOURCE_GRP3:B0 0x26]	5]
	INT[22]/INT[23] interrupt INT[10] int [INT_SOURCE_GRP3:B0 0x26] [INT_SOURCE_GRP2:B0	errupt 0 0x25]

FEDL7396A/B/E-07

ML7396A/B/E

•RX (without CCA)

Conditions •Symbol rate: •Preamble length: •SFD length: •Length: •CRC: •Data length: •Ramp control:	100 kbps 4 byte 2 byte 2 byte 8 bit (1 byte) 100 byte On
	RX_ON command SET_TRX[3:0] =0b0110 ([RF_STATUS:B0 0x6c(3-0)]) Read FIFO ([RF_STATUS:B0 0x6c(3-0)])
SCEN	
	(100+1)*8*10µs=8,080µs
Data RX complete	2*8*10µs=160µs
PD_DATA_IND0/1	
[PD_DATA_IND: B0 (x29]
RF status	TRX_OFF(IDLE) TRX_OFF(IDLE)
PLL enable	
RX enable	++ 18μs ++ 1.11μs [RXD_ADJ:B2 0x24] 115.5μs
RXD enable (17	78μs+[RX_ON_ADJ:B2 0x22])
Demodulated data	PB X SFD X Length X Data X CRC
FIFO write enable	
FIFO read enable	PSDU fileld data is stored into FIFO (byte by byte)
(SPI to FIFO)	INT[11] interrupt INT[10] interrupt [INT_SOURCE_GRP2: B0 0x25] [INT_SOURCE_GRP2:B0 0x25]
SINTN	
	INT[10] interrupt INT[18]/INT[19] or [INT_SOURCE_GRP2:B0 0x25] INT[20]/INT[21] [INT_SOURCE_GRP3: B0 0x26]
	RX data can be read from a FIFO.

RX data can be read from a FIFO. The last data can be read after PDDATA_IND0/1=0b1. The shortest read out time will be approx 8,240µs+ 16 SCLK cycles from SFD detection (INT[11], group2).

FEDL7396A/B/E-07

ML7396A/B/E

•RX (with CCA)



The shortest read out time will be approx 8,240µs+ 16 SCLK cycles from SFD detection (INT[11], group2).

ML7396A/B/E

Condition: •Ramp control: On

SCEN	
RF status	TX_ON RX_ON
DATA enable	
PA_enable	53µs
– TX enable	48us
RX enable	
SINTN	97.68μs [RX_ON_ADJ:B2x22]
•Transition from RX	to TX mode
Condition: •Ramp control: On	TX_ON command SET_TRX[3:0] =0b1001 ✓ (IRF_STATUS:B0 0x6c(3-0)])
SCEN	
RF status	RX_ON TX_ON
RX enable	
TX enable	
PA enable	10µs
DATA enable	44.4µs [PA_ON_ADJ:B2 0x1E]
SINTN	30μs ↓ 1.1μs INT[10] interrupt [INT_SOURCE_GRP2:B0 0x25]

FEDL7396A/B/E-07

ML7396A/B/E

•Transition from TX to SLEEP

Condition: •Ramp control: On SLEEP command SLEEP_EN ([CLK_SET:B0 0x02(5)]) =0b1 SCEN SLEEP enable RF status TRX_OFF (SLEEP) TX_ON PA enable 54µs TX enable 348µs PLL enable ¦<mark>∙</mark>6µs OSC enable 9µs Reg. enable 9µs Switch to Sub-regulator ▶ 1.1µs SINTN INT[10] interrupt [INT_SOURCE_GRP2:B0 0x25] •Transition from RX to SLEEP Condition: •Ramp control: On SLEEP command SLEEP EN ([CLK SET:B0 0x02(5)]) =0b1 SCEN SLEEP enable RF status RX ON TRX_OFF (automatic transition) **RX** enable 3µs PLL enable 1 6µs OSC enable 9µs Reg. enable 9µs Switch to Sub-regulator 🕇 1.1μs SINTN INT[10] interrupt [INT_SOURCE_GRP2:B0 0x25]

ML7396A/B/E

•Transition from SLEEP to IDLE



Note: When using TCXO, enabling TCXO (clock) before issuing SLEEP exit command. If enabling TCXO after issuing SLEEP exit command, the start time will delay for a certain time.

•Transition from IDLE to SLEEP

	SLEEP command ↓ SLEEP_EN ([CLK_SET:B0 0x02(5)]) = 0b1				
SCEN		Ļ			
			7		
SLEEP enable					
RF status	TRX_OFF				
OSC enable					
Reg. enable					
CLK_INIT_DONE					
REG_INIT_DONE					
SINTN					

Note: If disabling TCXO during SLEEP, wait more than 4µs after issuing SLEEP command, then disabling TCXO (clock).

FEDL7396A/B/E-07

ML7396A/B/E

VCO Calibration



FEDL7396A/B/E-07

ML7396A/B/E

■About FCC Support

ML7396A (915MHz band) complies with FCC PART 15. When the outputpowe is -1dBm or less, PART 15.249 is applied, and when the output power is +30dBm or less, PART 15.247 is applied. Spurious emissions should comply with PART 15.209. PART 15.247 requires the frequency hopping or the wideband digital modulation. For details of the frequency hopping, please refer to the "About frequency hopping" below. For details of the wideband digital modulation, please refer to the " Initial register setting " file.

•About frequency hopping (FHSS: Frequency Hopping Spread Spectrum)

According to the FCC (United States radio act) Part 15.247, the FHSS system which 20dB bandwidth is less than 250 kHz, should have 50 or more hopping channels. If 20dB bandwidth is 250 kHz or more, 25 or more hopping channels should be supported. And the channel occupation time should be limited to 400ms at a maximum.

The following examples show how to control and set registers in order to comply with above regulations.

For details of register settings, please refer to the "Initial registers setting" file.

• Frequency switch flow during TX

(0) TX completion (TX_ON)

(1) Transition to TRX_OFF or RX_ON state by SET_TRX[3:0] ([RF_STATUS:B0 0x6C(3-0)]).

(2) Switching frequency by [CH0_FL:B0 0x48], [CH0_FM:B0 0x49] and [CH0_FH:B0 0x4A] registers.

(3) Issuing TX_ON command by SET_TRX[3:0].

Repeat (0) to (3).

• Frequency switch flow during RX

(0) RX completion (RX_ON)

(1) Masking PLL unlock interrupt by INT_EN[25] ([INT_EN_GRP4:B0 0x2D(1)]) =0b0.

(2) Switching frequency by [CH0_FL:B0 0x48], [CH0_FM:B0 0x49] and [CH0_FH:B0 0x4A] registers.

(3) Wait 100µs. (PLL lock period)

(4) Clear the PLL unlock interrupt (INT[25] group4), and enable the interrupt by INT_EN[25] =0b1

(5) Receive data

Repeat (0) to (5).

* PLL unlock interrupt may be detected during frequency switch.

It is recommended to masking the PLL unlock interrupt for 100µs during frequency switch as shown in (1) to (4).

The following examples show how to control the frequency hopping system.

•Control example 1. TX equipment transmits a long term preamble, and the RX equipment scans channels to detect a preamble

TX equipment hops the frequency according to the hopping pattern. And the channel occupation time should be less than 400ms to comply with the regulation.

RX equipment does not know the using channel transmitting preamble, and so scans all channels for detecting preamble. The preamble transmitting period should be longer than the channel scan period on the RX equipment. For details of the channel scan flow, please refer to the flow chart shown later.

The one channel scan time can be calculated as "preamble search period (36bits / data rate) + PLL lock period (100µs)".

The following table shows the channel scan period for each data rate. Please set an appropriate preamble length according to the following table. The preamble length can be set by [TX_PR_LEN:B0 0x42] register. (max. 255 bytes)

rable. Channel scan period for each data rate						
data rate	255 byte PB transmitting period	Required period for one channel scan	Required period for all channels scan [ms]		Availability	
[kbps]	[ms]	[ms]	25ch	50ch	25ch	50ch
10	204.0	3.70	92.5	185.0	0	0
20	102.0	1.90	47.5	95.0	0	0
40	51.0	1.00	25.0	50.0	0	0
50	40.8	0.82	20.5	41.0	0	×
100	20.4	0.46	11.5	23.0	0	×
150	13.6	0.34	8.5	17.0	0	×
200	10.2	0.28	7.0	14.0	0	×
400	5.1	0.19	4.8	9.5	0	×

Table. Channel scan period for each data rate

* This table does not take into account the register access time.
* This control method cannot be applied under the "×" condition, since the all channel scanning period exceeds the preamble transmission period.

Control example 1 flowchart.



ML7396A/B/E

Details of channel scan flow.



• Control example 2. Use beacon for synchronization and common hopping pattern

In this example, both master and slave nodes use the same synchronized hopping pattern.

The master node periodically transmits a beacon on pre-defined channel. The slave node receives the beacon for synchronizing the hopping pattern.

The slave node waits for a beacon at the pre-defined channel. Once completing synchronization, both nodes hop frequencies according to the common hopping pattern. The hopping interval should be "the beacon interval divided by the number of hopping channels" and required less than 400ms. When transmitting, the transmitting period should be calculated from the data length, making sure to avoid spanning hopping intervals.

When using multiple hopping patterns, adding sequential numbers (pattern number) on each hopping pattern. And the master node attaches the using pattern number into a beacon.

This hopping method is available regardless of the data rate, the diversity search setting, and the number of hopping channels.

FEDL7396A/B/E-07

ML7396A/B/E





FEDL7396A/B/E-07

ML7396A/B/E

[Slave node flowchart]



■Application Circuit Example

Here is a circuit example for 915MHz/920MHz, 13dBm, and up to 200kbps. 10μ F decoupling capacitor should be placed to common 3.3V power pins . MURATA LQW15series inductors are recommended.

For more details about designing information, please refer to the "ML7396 Family LSIs Hardware Design Manual".



	1	
	915MHz	920MHz
L1	4.3nH	3.9nH
C1	3.9pF	4.3pF
LPF1	DEA160915LT-5038A (TDK)	0Ω

P-WQFN40-0606-0.50-63 (21) (30 9 ۲ LANDARANA LAND 900 (070) (0) 1 (10) 0 C 102 SEATING PLANE IPIN INDEX MARK 0.40+0.10 0000000 TRUTTURE 0000000 Package material EPOXY RESIN 1 C22±035 @ 0.000 Lead frame material Cu ALLOY Lead finish Ni/Pd/Au Pin treatment (µm) Au/Pd 0.01 max./0.15 max. Package weight (g) Rev. No./Last Revised 0.087 TYP. LAPIS Semiconductor Co., Ltd. 4/Oct. 6, 2011

Package Dimensions

Remarks for surface mount type package

Surface mount type package is very sensitive affected by heating from reflow process, humidity during storaging Therefore, in case of reflow mounting process, please contact sales representative about product name, package name, number of pin, package code and required reflow process condition (reflow method, temperature, number of reflow process), storage condition.

ML7396A/B/E

Footprint Pattern (Recommendation)



■Revision History

Document	Date	Page		Description
No.		Previous	Current	
		Edition	Edition	
FEDL7396A B E-01	2013.02.27	_	I	Initial release (Draft version)
FEDL7396A_B_E-02 to -06	_	_	_	These versions are not released.
FEDL7396A B E-07	2015.01.15	_	_	Official release (Base on FJDL7396A B E-07)

■NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production. Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2013-2015 LAPIS Semiconductor Co., Ltd.

LAPIS Semiconductor Co., Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan http://www.lapis-semi.com/en/