

RoHS Compliant Product
 A suffix of "-C" specifies halogen and lead-free


DESCRIPTION

SST2611B utilized advanced processing techniques to achieve the lowest possible on-resistance, extremely efficient and cost-effectiveness device. The SOT-26 package is universally used for all commercial-industrial applications.

FEATURES


- Simple Drive Requirement
- Smaller Outline Package
- Surface mount package

SOT-26



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0.37	REF.
B	2.60	3.00	H	0.30	0.55
C	1.20 REF.		J	-	-
D	1.40	1.80	K	0.12	REF.
E	0.95 REF.		L	-	0.10
F	0.60 REF.				


MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
SOT-26	3K	7 inch

TOP VIEW



ABSOLUTE MAXIMUM RATINGS ($T_J=25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10\text{V}$ ¹	I_D	$T_A=25^{\circ}\text{C}$	-2.4
		$T_A=70^{\circ}\text{C}$	-1.7
Pulsed Drain Current ²	I_{DM}	-4.5	A
Power Dissipation ³	P_D	1.1	W
Linear Derating Factor		0.009	W / $^{\circ}\text{C}$
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55~150	$^{\circ}\text{C}$
Thermal Resistance Rating			
Maximum Junction to Ambient ¹	$R_{\theta JA}$	110	$^{\circ}\text{C} / \text{W}$

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Static							
Drain-Source Breakdown Voltage	BV_{DSS}	-60	-	-	V	$V_{GS}=0, I_D = -250\mu\text{A}$	
Gate-Threshold Voltage	$V_{GS(th)}$	-1	-	-3	V	$V_{DS}=V_{GS}, I_D = -250\mu\text{A}$	
Gate-Body Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{V}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	-1	μA	$V_{DS} = -48\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	-5		
Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	-	175	m Ω	$V_{GS} = -10\text{V}, I_D = -2\text{A}$	
		-	-	220		$V_{GS} = -4.5\text{V}, I_D = -1\text{A}$	
Forward Transconductance	g_{fs}	-	5.8	-	S	$V_{DS} = -10\text{V}, I_D = -2\text{A}$	
Dynamic							
Total Gate Charge ²	Q_g	-	4.59	-	nC	$V_{DS} = -20\text{V},$ $V_{GS} = -4.5\text{V},$ $I_D = -2\text{A}$	
Gate-Source Charge	Q_{gs}	-	1.39	-			
Gate-Drain Charge	Q_{gd}	-	1.62	-			
Turn-on Delay Time ²	$T_{d(on)}$	-	17.4	-	nS	$V_{DS} = -15\text{V},$ $V_{GS} = -10\text{V},$ $R_G=3.3\Omega,$ $I_D = -1\text{A}$	
Rise Time	T_r	-	5.4	-			
Turn-off Delay Time	$T_{d(off)}$	-	37.2	-			
Fall Time	T_f	-	2.4	-			
Input Capacitance	C_{iss}	-	531	-	pF	$V_{GS}=0,$ $V_{DS} = -15\text{V},$ $f=1.0\text{MHz}$	
Output Capacitance	C_{oss}	-	59	-			
Reverse Transfer Capacitance	C_{rss}	-	38	-			
Source-Drain Diode							
Diode Forward Voltage ²	V_{SD}	-	-	-1.2	V	$I_S = -1\text{A}, V_{GS}=0$	
Continuous Source Current ^{1,4}	I_S	-	-	-2.4	A	$V_G = V_D = 0$	
Pulsed Source Current ^{2,4}	I_{SM}	-	-	-4.5	A	Force Current	

Notes:

- Surface mounted on a 1 inch² FR-4 board with 2OZ copper, 156 $^\circ\text{C}/\text{W}$ when mounted on Min. copper pad.
- The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
- The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature.
- The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(ON)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Gate Charge Waveform