

# FAST, LOW POWER, HIGH DENSITY, WIDE WORD MEMORY

#### **FEATURES**

- DDR2 25mm2 Module [iMOD]:
  - 32-64M words
  - x64, x72, x 80 word widths
- High performance:
  - 400, 533, 667, 800 Mbps
  - TEMPERATURE:

C (0°C to 70°C)

I (-40°C to 85°C)

E (-40°C to 105°C)

M(-55°C to 125°C)

- Low power:
  - 1.8V supply
  - 2.4 Watts max
- Space saving footprint
  - 25mm x 25mm, 16 x 16 matrix w/
     255 balls, 1.27mm pitch
  - 1.7mm low profile height

- Thermally enhanced, Impedance matched, integrated packaging
- Differential data strobe
- 4n-bit prefetch architecture
- ☐ 4 (32Gb) & 8 (64Gb) internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals.
- ☐ Programmable CAS latency (CL): 3, 4, 5 and 6
- ☐ Fixed burst length (BL) of 8 and burst chop (BC) of 4
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self/Auto Refresh modes
  - 64ms 8192 cycle refresh
- Output Driver Calibration
- Adjustable drive strength

### **Benefits**

- Reduced I/O (46%)
- Reduced trace lengths due to the highly integrated, impedance matched packaging
- □ Thermally enhanced packaging technology allow silicon integration without performance degradation due to power dissipation (heat)
- High TCE organic laminate interposer for improved glass stability over a wide operating temperature
- Suitability of use in High Reliability applications requiring Mil-temp, nonhermetic device operation
- RoHS compliant

L9D2xxMxxSBG5 Product Offerings:							
PART NUMBER:	DENSITY:	<b>D</b> ЕРТН:	WORD WIDTHS:				
L9D232M64SBG5	2.0Gb	32M	x 64				
L9D232M72SBG5	2.2Gb	32M	x 72				
L9D232M80SBG5	2.5Gb	32M	x 80				
L9D264M64SBG5	4.0Gb	64M	x 64				
L9D264M72SBG5	4.5Gb	64M	x 72				
L9D264M80SBG5	5.0Gb	64M	x 80				

L9D2xxMxxSBG5 Available Timings:						
	CLOCK:	CYCLE TIME:	DATA RATE:			
DDR2-800	400MHz	2.5ns	800Mbs			
DDR2-667	333MHz	3.0ns	667Mbs			
DDR2-533	267MHz	3.75ns	533Mbs			







2.0 Gb, DDR2, 32 M x 64 Integrated Memory Module (IMOD)

## **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1A - SDRAM: DDR2 PINOUT TOP VIEW 12 8 10 11 14 15 16 Α DQ0 DQ14 DQ15 VSS VSS Α9 A10 A11 A8 VDDQ VDDQ DQ16 DQ17 DQ31 VSS VSS В DQ1 DQ2 DQ12 DQ13 VSS A0 A7 A6 DQ18 **DQ19** DQ29 DQ30 В DQ3 DQ10 DQ11 DQ20 DQ21 DQ28 С С VDDQ VDDQ VSS D DQ6 DQ5 DQ9 A12 DQ22 DQ23 DQ26 DQ25 D NC Е DQ7 LDM0 VDD UDM0 UDQS3 LDQS0 UDQS0 BA0 BA1 LDQS1 UDQS1 LDM1 VSS DQ24 Е VDD UDQS3\ LDQS0\ UDQS0 UDQS1 VSS F CAS0\ WE0\ CLK0 LDQS3 LDQS1\ RAS1\ WE1\ UDM1 CLK1 LDQS3\ VSSQ VSSQ VSSQ VSSQ VSS G CS0\ RAS0\ CKE0 CLK0\ CAS1\ CS1\ CLK1\ CKE1 G NC VSSQ VSSQ VSSQ VSSO NC VSS VSS **VDDQ** VSS VSS **VDDQ** VDD Н Н VSS VDDQ VSSQ VSSQ VSSQ VSSQ VDDQ CLK3\ CKE3 RFU RFU VSSQ VSSQ VSSQ VSSQ CLK2\ CKE2 VSS CS2\ CS3\ RAS2\ K Κ RFU NC CLK3 VDD CAS3\ RAS3\ ODT NC NC LDQS2\ LDQS2 CLK2 VSS WE2\ CAS2\ UDQS2\ VSS М DQ56 UDM3 WF3\ LDM3 RFU RFU RFU RFU NC UDM2 LDM2 DQ39 M RFU N Ν DQ57 DQ58 DQ55 DQ54 NC NC RFU RFU RFU RFU UDQS2 DQ41 DQ40 DQ37 DQ38 DQ60 DQ59 DQ53 DQ52 VSS VSS DQ43 DQ42 DQ36 DQ35 Р DQ62 DQ61 DQ51 DQ50 VSS DQ45 DQ44 DQ34 DQ33 RFU RFU RFU R RFU DQ47 DQ32 VSS DQ63 DQ49 DQ48 VDDQ VDDQ VSS DQ46 RFU RFU RFU RFU 3 4 6 7 8 9 10 11 12 13 14 15 16 GND (Core) UNPOPULATED CNTRL V+ (Core Power) Address GND (I/O) V+ (I/O Power) DNU RFU **VSSDL VDDL** DATA (I/O) **REF Level**



2.2 Gb, DDR2, 32 M x 72 Integrated Memory Module (IMOD)

## **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1B - SDRAM: DDR2 PINOUT TOP VIEW DQ0 DQ14 DQ15 VSS VSS Α9 A10 A11 A8 VDDQ VDDQ DQ16 DQ17 DQ31 VSS DQ13 VSS VSS lв В DQ1 DQ2 DQ12 A0 Α7 A6 A1 DQ18 DQ19 **DQ29** DQ30 c С DQ3 DQ4 DQ10 DQ11 A2 A5 A4 A3 VSS VSS DQ20 DQ21 DQ27 DQ28 VDDQ D DQ6 DQ5 DQ22 DQ26 DQ25 D LDM0 UDMO BA1 LDQS1 UDOS1 I DM1 VSS DQ24 lε DQ7 UDOS3 LDQS0 UDOS0 BAO NC Ε UDQS1\ VSS CASO\ WE0\ CLK0 LDQS3 UDQS3\ LDQS0\ UDQS0\ DNII LDQS1\ RAS1\ WF1\ UDM1 CLK1 CS0\ RAS0\ CKE0 CLK0\ LDQS3\ VSSQ VSSQ VSSQ VSSQ CAS1\ CS1\ VSS CKE1 G G VSS VSS VDDQ VSSQ VSSQ VSSQ VSSQ VSS VSS VDDQ н VSS NC VSSQ VSSQ VSSQ NC VSS VDDQ VSS VSSQ VDDQ CLK3\ CKE3 VSSQ VSSQ VSSQ VSSQ DNU CKE2 VSS RAS2\ CS2\ Κ K LDQS4 UDQS4 NC CLK3 LDQS4\ NC NC LDQS2\ UDQS2\ LDQS2 CLK2 WE2\ CAS2\ ODT ı CAS3\ RAS3\ DQ56 UDM3 WF3\ CLK4 CAS4\ WF4\ RAS4\ CS4\ DQ39 м М LDM3 CKE4 UDM2 LDM2 N DQ57 DQ58 DQ55 DQ54 UDQS2 DQ41 DQ40 DQ37 DQ38 N UDQS4 CLK4\ RFU DQ71 DQ70 LDM4 Р DQ60 DQ59 DQ53 DQ52 VSS RFU RFU DQ69 DQ68 DQ43 DQ42 DQ36 DQ35 Ρ DQ62 DQ61 DQ51 DQ50 RFU DQ67 DQ66 VSS VSS DQ45 DQ44 DQ34 DQ33 lR R т VSS DQ63 DQ49 DQ48 **VDDQ VDDQ** RFU RFU DQ65 DQ64 VSS VSS DQ47 DQ46 DQ32 3 5 6 8 9 10 11 12 13 15 16 GND (Core) V+ (Core Power) UNPOPULATED Address **CNTRL** RFU GND (I/O) V+ (I/O Power) NC DNU VSSDL **VDDL** DATA (I/O) **REF Level**



2.5 Gb, DDR2, 32 M x 80 Integrated Memory Module (IMOD)

## **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1C - SDRAM: DDR2 PINOUT TOP VIEW 6 8 10 11 12 13 14 15 16 DQ15 VSS DQ16 DQ0 DQ14 VSS Α9 A10 A11 Α8 VDDQ VDDQ DQ17 DQ31 VSS Α В В DQ1 DQ2 DQ12 DQ13 VSS VSS A0 Α7 A6 Α1 DQ18 DQ1 DQ29 DQ30 A5 Α4 А3 VSS VSS DQ21 С С DQ3 DQ4 DQ10 DQ11 A2 DQ20 DQ27 DQ28 D D DQ6 DQ5 DQ8 DQ9 **VDDQ VDDQ** A12 NC VSS VSS DQ22 DQ23 DQ26 DQ25 Ε DQ7 LDM0 UDM0 UDQS3 UDQS0 BA0 BA1 LDQS1 UDQS1 LDM1 VSS NC DQ24 Ε LDQS0 Vref F LDQS1\ VSS F CAS0\ WF0\ LDQS3 UDQS3\ LDQS0\ UDQS0 UDOS1\ RAS1\ WF1\ UDM1 CLK0 DNU CLK1 G CS0\ VDD CLK0\ LDQS3\ VSSQ VSSQ VSSQ VSSQ CAS1\ CS1\ VSS CKE1 G RAS0\ CKE0 CLK1\ Н VSSQ VSSQ **VSS** VSS VDDQ NC VSSQ **VSSQ** VSS VDDQ Н VDDQ VSSQ VSSQ VSS VSS VSS VSS NC VSSQ VSSQ NC VSS **VDDQ** J K CLK3\ CKE3 CS3\ LDQS4 UDQS4\ VSSQ **VSSQ** VSSQ VSSQ DNU CLK2\ CKE2 VSS RAS2\ CS2\ K NC VSS L CLK3 CAS3\ RAS3\ UDQS2 LDQS2 CLK2 CAS2\ ODT LDQS4 NC NC LDQS2 WE2\ M DQ56 CKE4 UDM4 RAS4\ VSS DQ39 M N DQ57 DQ58 DQ55 DQ54 UDQS4 DQ73 DQ72 DQ71 DQ70 LDM4 UDQS2 DQ41 DQ40 DQ37 DQ38 N Р DQ60 DQ59 DQ53 DQ52 VSS VSS DQ75 DQ74 DQ69 DQ68 DQ43 DQ42 DQ36 DQ35 R DQ62 DQ61 DQ51 DQ50 DQ77 DQ76 DQ67 DQ66 VSS VSS DQ45 DQ44 DQ34 DQ33 R VSS DQ63 DQ49 DQ48 **VDDQ VDDQ DQ79** DQ78 DQ65 DQ64 VSS VSS DQ47 DQ46 DQ32 VDD 11 12 16 13 2 3 4 5 6 8 9 10 14 15 CNTRL UNPOPULATED GND (Core) V+ (Core Power) Address DNU GND (I/O) V+ (I/O Power) NC **VDDL VSSDL** DATA (I/O) **REF Level**



4.0 Gb, DDR2, 64 M x 64 Integrated Memory Module (IMOD)

## **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1D- SDRAM: DDR2 PINOUT TOP VIEW 3 5 6 8 9 10 11 12 13 14 15 16 Α DQ0 DQ14 DQ15 VSS A10 A11 VDDQ VDDQ DQ16 DQ17 DQ31 VSS DQ1 DQ2 DQ12 DQ13 VSS VSS Α7 A6 DQ18 DQ19 DQ29 DQ30 lв DQ3 DQ4 DQ10 DQ11 VDD A2 A5 A4 А3 VSS VSS DQ20 DQ21 DQ27 DQ28 С С VDDQ VDDQ VSS DO6 DQ5 DO8 DQ9 A12 BA2 DQ22 DQ23 DQ26 DQ25 Ь D NC Е DQ7 LDM0 UDM0 UDQS3 LDQS0 UDQS0 BA0 BA1 LDQS1 UDQS1 Vref LDM1 VSS DQ24 lΕ WE0\ VDD LDQS3 UDQS3\ LDQS0\ UDQS0\ DNU UDQS1 RAS1\ WE1\ VSS UDM1 CLK1 F LDQS1\ VDD G CS0\ RAS0\ CKE0 CLK0\ LDQS3\ VSSQ VSSQ VSSQ VSSQ CAS1\ VSS CLK1\ CKE1 G VSS VSSQ VSSQ VSSQ VSSQ NC VSS VDDQ VDDQ н VSS VDDQ VSS NC VSSQ VSSO VSSQ VSSQ NC VSS VSS **VDDQ** J VSSQ VSSQ VSSQ VSSQ CLK3\ CKE3 CS3\ RFU RFU CKE2 VSS RAS2\ CS2\ Κ K RFU L NC CLK3 CAS3\ RAS3\ ODT NC LDQS2 UDQS2 LDQS2 CLK2 VSS WE2\ CAS2\ М DQ56 UDM3 WE3\ LDM3 RFU RFU RFU NC UDM2 VSS LDM2 DQ39 М DQ57 DQ58 DQ55 DQ54 DQ41 DQ37 DQ38 N N NC NC RFU RFU RFU RFU UDQS2 RFU DQ60 DQ59 DQ53 DQ52 VSS VSS DQ43 DQ42 DQ36 DQ35 Р RFU RFU RFU RFU RFU RFU RFU RFII VSS VSS lR R DQ62 DQ61 DO51 DQ50 DQ45 DQ44 DQ34 DQ33 DQ63 DQ49 DQ48 VDDQ VDDQ RFU DQ47 DQ46 DQ32 т 7 8 9 10 11 12 16 2 3 4 5 6 13 14 15 GND (Core) UNPOPULATED Address **CNTRL** V+ (Core Power) GND (I/O) V+ (I/O Power) NC DNU RFU **VDDL REF Level** VSSDL DATA (I/O)

5



4.5 Gb, DDR2, 64 M x 72 Integrated Memory Module (IMOD)

## **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1E- SDRAM: DDR2 PINOUT TOP VIEW 10 16 DQ0 DQ14 DQ15 VSS VSS A9 A10 A11 A8 VDDQ VDDQ DQ16 DQ17 DQ31 VSS A Α DQ1 VSS VSS lв В DQ2 DQ12 DQ13 A0 Α7 A6 A1 DQ18 DQ19 DQ29 DQ30 lc. С DQ3 DQ4 DQ10 DQ11 A2 A5 A4 А3 VSS DQ20 DQ21 DQ27 DQ28 D VDDQ VDDQ VSS D DQ6 DQ9 A12 DQ22 DQ26 DQ25 I DM0 UDMO UDOS1 VSS lε Е DQ7 UDQS3 LDQS0 UDOS0 BAO BA1 LDQS1 LDM1 NC DQ24 Vref F UDQS0\ DNII UDQS1\ WF1\ VSS UDM1 lF CASO\ WE0\ CLK<sub>0</sub> LDQS3 UDQS3\ LDQS0\ LDQS1\ RAS1\ CLK1 G CS0\ RAS0\ VDD CKE0 CLK0\ LDQS3\ VSSQ VSSQ VSSQ VSSQ CAS1\ CS1\ VSS CLK1\ CKE1 G н VSS VSS VDDQ VSSQ **VSSQ** VSSQ VSSQ VSS VSS VDDQ VSS VDDQ VSS NC **VSSQ VSSQ** VSSQ VSSQ VSS VSS VDDQ J VSSQ DNU Κ CLK3\ CKF3 LDQS4 UDQS4\ VSSQ VSSQ VSSQ CLK2\ CKF2 VSS RAS2\ CS2\ k L CAS3\ RAS3\ LDQS4\ LDQS2\ UDQS2\ LDQS2 CLK2 VSS WE2\ CAS2\ DQ56 UDM3 CAS4\ RAS4\ UDM2 VSS DQ39 LDM3 CKE4 LDM2 Μ Ν DQ57 **DQ58** DQ55 DQ54 UDQS4 CLK4\ RFU RFU DQ71 DQ70 LDM4 UDOS2 DQ41 DQ40 **DQ37 DQ38** lΝ Р **DQ60** DQ59 DQ53 DQ52 VSS VSS RFU **DQ69** DQ68 DQ43 DQ42 DQ36 DQ35 Ρ DQ51 DQ50 VDD VDD RFU RFU VSS VSS DQ33 R R **DQ62** DQ67 DQ66 т DQ63 DQ49 DQ48 VDDQ VDDQ VSS VSS DQ47 DQ46 DQ32 Т DQ65 DQ64 12 16 3 4 5 6 7 8 9 10 11 13 14 15 CNTRL GND (Core) UNPOPULATED V+ (Core Power) Address GND (I/O) DNU RFU V+ (I/O Power) NC **VDDL REF Level** VSSDL DATA (I/O)



5.0 Gb, DDR2, 64 M x 80 Integrated Memory Module (IMOD)

### **BALL /SIGNAL LOCATION DIAGRAM:**

#### FIGURE 1F- SDRAM: DDR2 PINOUT TOP VIEW 6 8 10 11 12 13 14 15 16 VSS DQ16 DQ31 DQ0 DQ14 DQ15 VSS A10 A11 Α8 VDDQ VDDQ DQ17 VSS A9 B В DQ1 DQ12 DQ13 Α7 DQ18 DQ30 С DQ10 DQ11 A5 A4 А3 VSS DQ20 DQ21 С DQ3 DQ4 A2 VSS DQ27 DQ28 Ь DQ6 DQ5 DO8 DQ9 VDDQ VDDQ A12 NC BA2 NC VSS DQ22 DQ23 DQ26 DQ25 Е DQ7 UDM0 UDQS3 LDQS0 UDQS0 BA1 LDQS1 UDQS1 LDM1 VSS DQ24 F LDQS1\ VSS CAS0\ WE0\ VDD CLK0 LDQS3 UDQS3\ LDQS0\ UDQS0\ DNU UDQS1\ RAS1\ WE1\ UDM1 CLK1 G CS0\ RAS0\ CKE0 CLK0\ LDQS3\ VSSQ **VSSQ** VSSQ VSSQ CAS1\ CS1\ VSS CLK1\ CKE1 G Н VDDQ VSSQ VSSQ VSSQ VDDQ VSS VSS VSS VDD VDDQ VSS VSSQ VSSQ VSSQ VSSQ VSS VSS VDDQ VDD CLK3\ LDQS4 VSS CS2\ K UDQS4 VSSQ VSSQ VSSQ DNU k lı. NC. CLK3 CAS3\ RAS3\ ODT LDQS4 NC NC LDQS2 UDQS2\ LDQS2 CLK2 VSS WE2\ CAS2\ М DQ56 UDM3 WE3\ LDM3 CKE4 UDM4 CLK4 CAS4\ WE4\ RAS4\ CS4\ UDM2 VSS LDM2 **DQ39** М Ν N DQ57 DQ58 DQ55 DQ54 UDQS4 CLK4\ DQ73 DQ72 DQ71 DQ70 LDM4 UDQS2 DQ41 DQ40 DQ37 DQ38 Р DQ60 DQ59 DQ53 DQ52 VSS VSS DQ75 DQ74 DQ69 DQ68 DQ43 DQ42 DQ36 DQ35 VSS VSS R R DQ62 DQ61 DQ51 DQ50 DO77 DQ76 DQ67 DQ66 DQ45 DQ44 **DQ34 DQ33** DQ63 DQ49 DQ48 VDDQ VDDQ DQ79 DQ78 DQ65 DQ64 VSS VSS DQ47 DQ46 DQ32 3 4 5 6 8 9 10 11 12 13 14 15 16 CNTRL GND (Core) V+ (Core Power) UNPOPULATED Address GND (I/O) V+ (I/O Power) NC DNU VSSDL **VDDL** DATA (I/O) **REF Level**




Ball Assignments	Symbol	Type	Description
L6	ODT	CNTL Input	On-Die Termination: Registered High enables on data bus termination
F4, G5, F16, G15	CLK0, CLK0 CLK1, CK1\	CNTL Input	Differential input clocks, one set for each x16bits
L13, K12, L2, K1	CLK2, CLK2 CLK3, CLK3\		
M8, N6	CLK4, CLK4\		
G4, G16, K13	CKE0, CKE1, CKE2	CNTL Input	Clock enable which activates all on silicon clocking circuit
K2, M6	CKE3, CKE4		Clock offable which delivated all off emech clocking cheak
G1, G13, K16	CS0 CS1 CS2\	CNTL Input	Chip Selects, one for each 16 bits of the data bus width
K4, M12	CS3CS4\	orriz input	only ocicots, one for each to bits of the data bus within
G2, F12, K15	RAS0 RAS1 RAS2\	CNTL Input	Command input which along with CAS WE\ and CS\ define operations
L5, M11	RAS3 RAS4\	ONTE IIIput	Command input which along with OAOI, WE\ and OOI define operations
F1, G12, L16	CAS0 CAS1 CAS2\	CNTL Input	Command input which along with RAS WE\ and CS\ define operations
L4, M9		CNTE IIIput	Command input which along with hASI, WEI and CSI define operations
F2, F13, L15	CAS3 CAS4\	CNTL Input	Command input which along with DACL CACL and CCL define analystical
	WE0 WE1 WE2\	CNTE IIIput	Command input which along with RAS CAS\ and CS\ define operations
M4, M10 E4, F15	WE3 WE4\	CNTI Innut	One Date Meek anti-fee each upper 0 hits of a vid C world
	UDM0, UDM1	CN IL Input	One Data Mask cntl. for each upper 8 bits of a x16 word
M13, M2, M7	UDM2, UDM3, UDM4	ONTL broad	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
E2, E13	LDM0, LDM1	CN IL Input	One Data Mask cntl. for each lower 8 bits of a x16 word
M15, M5, N11	LDM2, LDM3, LDM4		
E7, E11	UDQS0, UDQS1	CNTL Input	Data Strobe input for upper byte of each x16 word
N12, E5	UDQS2, UDQS3		
N5	UDQS4		
F8, F10	UDQS0 UDQS1\	CNTL Input	Differential input of UDQSx, only used when Differential DQS mode is enabled
L11, F6	UDQS2 UDQS3\		
K6	UDQS4\		
E6, E10	LDQS0, LDQS1	CNTL Input	Data Strobe input for lower byte of each x16 word
L12, F5	LDQS2, LDQS3		
K5	LDQS4		
F7, F11	LDQS0 LDQS1\	CNTL Input	Differential input of LDQSx, only used when Differential DQS mode is enabled
L10, G6	LDQS2 LDQS3\		
L7	LDQS4\		
B8, B10, C8, C10	A0, A1, A2, A3	Input	Array Address inputs providing ROW addresses for Active commands, and the
C9, C8, B9, B8	A4, A5, A6, A7		column address and auto precharge bit (A10) for READ/WRITE commands
A10, A7, A8, A9, D7	A8, A9, A10, A11, A12		
D8, D9, D10	RFU	Future Input	Future Address/Bank Address inputs
E8, E9, [D9]	BA0, BA1, [BA2]	Input	Bank Address inputs. BA2 on 4, 4.5, 5Gb only
E12	Vref	Supply	SSTL_18 Voltage Reference
11,B12,C5,C6,E3,F3,	VDD	Supply	Power Supply
G3,H3,H16,J3,J12,			· · · ·
6,K3,L3,M3,P11,P12,			
R5,R6,T16			
1,A12,D5,D6,H4,H15,	VddQ	Supply	I/O Power Supply
J4, J15, T5, T6		,	
5,A6,A16,B5,B6,C11,	Vss	Supply	Ground return
12,D11,D12,E14,F14,		,	
614,H1,H2,H13,H14,			
1,J2,J5,J13,J14,K14,			
_14,M14,P5,P6,R11			
, , , , , , , , , , , , , , , , , , , ,		1	



TABLE 1: PIN/BAL	L Locations and D	ESCRIPTIONS	Continued					
Ball Assignments	Symbol	Туре	Description					
R12,T1,T11,T12	VssQ	Supply	I/O Ground return					
G7,G8,G9,G10,H7,H8,								
H9,H10,J7,J8,J9,J10,								
K7,K8,K9,K10								
H5	VSSDL	Supply	DLL Power					
H12	VDDL	Supply	DLL Ground					
A0,B1,B2,C1	D0, D1, D2, D3	Input/Output	Data bidirectional input/Output pins					
C2,D2,D1,E7	D4, D5, D6, D7							
D3,D4,C3,C4	D8, D9, D10, D11							
B3,B4,A3,A4	D12, D13, D14, D15							
A13,A14,B13,B14	D16, D17, D18, D19							
C13,C14,D13,D14	D20, D21, D22, D23							
E16,D16,D15,C15	D24, D25, D26, D27							
C16,B15,B16,A15	D28, D29, D30, D31 D32, D33, D34, D35							
T15,R16,R15,P16	D32, D33, D34, D35 D36, D37, D38, D39							
P15,N16,N15,M16 N14,N13,P14,P13	D40, D41, D42, D43							
R14,R13,T14,T13	D44, D45, D46, D47							
T4,T3,R4,R3	D48, D49, D50, D51							
P4,P3,N4,N3	D52, D53, D54, D55							
M1,N1,N2,P2	D56, D57, D58, D59							
P1,R2,R1,T2	D60, D61, D62, D63							
T10,T9,R10,R9	D64, D65, D66, D67							
P10,P9,N10,N9	D68, D69, D70, D71							
N8,N7,P8,P7	D72,D73,D74,D75							
R8,R7,T8,T7	D76,D77,D78,D79							
E15,G11,H6,H11,J6,	NC		No connection					
J11,L1,L8,L9								
F9,K11	DO NOT USE		RESERVED FOR SPECIAL CONSIDERATION PINS					
A1	unpopulated		Unpopulated ball matrix location (location registration aid)					




2.0 Gb, DDR2, 32 M x 64 Integrated Memory Module (IMOD)






2.2 Gb, DDR2, 32 M x 72 Integrated Memory Module (IMOD)



11




2.5 Gb, DDR2, 32 M x 80 Integrated Memory Module (IMOD)






4.0 Gb, DDR2, 64 M x 64 Integrated Memory Module (IMOD)






4.5 Gb, DDR2, 64 M x 72 Integrated Memory Module (IMOD)







5.0 Gb, DDR2, 64 M x 80 Integrated Memory Module (IMOD)























## **FEATURES**

Table 2: Addressing	
LDI iMOE	O Addressing
Configuration	[8 Meg x 4(8) banks x 16] x 4(5) iMOD
Refresh Count	8K
ROW Addressing	8K (A[12:0])
Back Addressing	4 (BA[1:0]) 8 (BA[2:0])
Column Addressing	1K (A[9:0])

Table 3: Key Parameters	Table 3: Key Parameters					
LDI Speed <sup>t</sup> CK <sub>AVG</sub> Data Rate [Mbps]						
Part Number	Grade	Grade	CL=3	CL=4	CL=5	CL=6
L9D2xxMxxSBG5[C, I, E, M]25	25	2.5ns	400	533	667	800
L9D2xxMxxSBG5[C, I, E, M]3	3	3.0ns	400	533	667	
L9D2xxMxxSBG5[C, I, E, M]38	38	3.75ns	400	533		

 $<sup>\</sup>bm{C} = \textit{Commercial} : Commercial class integrated component, fully across <math display="inline">0^{\circ} C$  to +70°C


I = Industrial: Industrial class integrated component, fully across -40°C to +85°C

 $<sup>\</sup>mathbf{E} = \textit{Extended}$ : Extended class integrated component, operable across -40°C to +105°C

M = Mil-Temp: Mil-Temperature only class integrated component, operable across -55°C to +125°C



#### **FEATURES**





L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

#### **GENERAL DESCRIPTION**

The LOGIC Devices, 2.0-5.0Gb, DDR2 SDRAM Integrated Memory Module (IMOD), are six members of our Integrated Module family. This family of Integrated memory modules contains DDR3/DDR2 and future DDR4 device definitions. This DDR2 product definition is packaged in a 25mm x 25mm – 255 ball, PBGA footprint with a 1.27mm ball pitch. This device, a high speed CMOS random-access, integrated memory device based on use of 4(5) silicon devices each containing 512 (1024) M bits. Each chip is intermally configured as an 4(8) bank SDRAM. Each of the chips 131,217,728 bit banks is organized as 8,192 rows by 1024 columns

by 16bits. Each of the 4(5) Silicon devices contained in LOGIC's iMOD device, equates to a WORD or DUAL-BYTES, each BYTE containing Data Mask and Data Strobes. This module's control structure is defined with each of the (5) silicon die internal to the iMOD having CS\, CKE, CLK\, RAS\, CAS\ and WE as well as the Data Mask and Strobe control bus for the I/O. These controls are LDQS, LDQS\, UDQS\, UDQS\, LDM and LDM

#### **FUNCTIONAL DESCRIPTION**

The 2.0-5.0Gb DDR2 iMOD uses the double-data-rate (DDR) architecture to achieve high-speed operation. The double-data-rate architecture is a 4n-prefetch architecture with an interface designed to transfer two data words per clock cycle via the I/O pins. A single READ or WRITE access for the 5.0Gb DDR2 iMOD effectively consists of a single 4n-bit wide, one clock cycle transfer.

A bidirectional data strobe, one per upper and lower byte (LDQSx, LDQSx\, UDQSx and UDQSx\), is transmitted externally, along with data, for use in data capture at the end-point receiver. Data Strobes are transmitted by the DDR SDRAM during READ operations and by the memory controller during WRITE operations. Each strobe controls each of two bytes contained within each of the (5) silicon chips contained in LDI's IMOD.

The 2.0-5.0Gb DDR2 SDRAM operated from a differential clock (CLKx, CLKx\); the crossing of CLKx going HIGH and CLKx\ going LOW will be referred to as the positive edge of CLK. Commands (address and control signals) are registered at every positive edge of CLK. Input data is registered on both edges of xDQS, and output data is referenced to both edges of xDQS, as well as to both edges of CLK. READ and WRITE accesses to the DDR2 memory are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command,

which is then followed by a READ or WRITE command. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR2 SDRAM provides for programmable READ or WRITE burst lengths of (4) four or (8) eight locations. DDR2 SDRAMs support for interrupting a BURST READ of eight with another READ or BURST WRITE of eight, then another WRITE. An AUTO PRECHARGE function may be enabled to provide SELF-TIMED row PRECHARGE that is initiated at the end of the burst access.


The pipelined, multi-banked architecture of the DDR2 SDRAM architecture allows for concurrent operations, therefore providing high effective bandwidth, by hiding row PRECHARGE and activation time.

#### **GENERAL NOTES**

- The functionality and the timing listed in LDI's L9D2xxGxxBG5 datasheet are for the DLL-enabled mode of operation.
- Throughout the datasheet, the various figures and text refer to DQ0-DQxx as "DQ". The DQ term is to be interpreted as any or all of the "80 [72] [64]" DQ lines present in this product definition.
- Inference to complete functionality is described throughout this document. Any page or discussion within a page may have been simplified to convey "the" topic and may not be inclusive of all requirements.



## **STATE DIAGRAM**










Table 4: Abs	OLUTE MAXIMUM DC RATINGS				
Symbol	Parameter		MIN	MAX	UNIT
VDD	Voltage on VDD pin relative to Vss		-0.5	2.3	V
VIN, VOUT	Voltage on any pin relative to Vss		-0.5	2.3	V
Тѕтс	Storage Temperature		-55.0	125.0	°C
TCASE	Device Operating Temperature		-55.0	125.0	°C
	Input Leakage current; Any input 0V< VIN <vdd;< td=""><td>CMD/ADR, RAS CAS WE CS CKE</td><td>-25.0</td><td>25.0</td><td>μΑ</td></vdd;<>	CMD/ADR, RAS CAS WE CS CKE	-25.0	25.0	μΑ
lı	VREF input 0V <vin<0.95v; not="" other="" pins="" td="" under<=""><td>CK, CK\</td><td>-10.0</td><td>10.0</td><td>μΑ</td></vin<0.95v;>	CK, CK\	-10.0	10.0	μΑ
	test = 0V	DM	-5	5	μΑ
lqz			-5	5	μΑ
IVREF			-18	18	μΑ

TABLE 5: RECOMMENDED DC OPERATING CONDITIONS					
Parameter	Symbol	MIN	TYP	MAX	UNITS
Supply Voltage	Vdd	1.7	1.8	1.9	V
I/O Reference Voltage	VREF(DC)	0.49 x VDD	0.50 x Vdd	0.51 x Vdd	V
I/O Termination Voltage	VTT	VREF(DC) - 0.04	VREF(DC)	VREF(DC) + 0.04	V

#### NOTES:

- 1. LDI's DDR2, 255PBGA iMOD internally ties VDD and VDDQ together as well as Vss and VssQ.
- VREF is expected to equal VDD/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-Peak variations in the DC level of the same, Peak-to-Peak noise (non-common mode) on VREF may not exceed ± 1 percent of the DC value. Peak-to Peak AC noise on VREF may not exceed ± 2 percent of VREF(DC). This measurement is to be taken at the nearest VREF bypass capacitor.
- 3. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.



TABLE 6: INPUT, INPUT/OUTPUT CAPACITANCE						
Parameter	Symbol	MIN	TYP	MAX	UNITS	NOTES
Input capacitance: CKx and CKx\	Сск	3.5	4.0	5.0	pF	1
Input capacitance: Ax, BAx, ODT	Cı	20	25	30	pF	1
Input/Output capacitance:						
DQx, LDQSx, LDQSx UDQSx, UDQSx LDMx, UDMx,	Cio	6.5	7	8	pF	1
CSx RASx CASx WEx CKEx						

#### NOTES:

- This parameter is sampled. VDD = +1.8V ± 0.1V, VDDQ=VDD (internally tied), VREF = Vss, f=100MHz, Tc=25°C VOUT(DC) = VDD/2, Vout (peak-to-peak)=0.1V. xDMx input is grouped with IO-balls, reflecting the fact that they are matched in loading.
- 2. The capacitance per ball group will not differ by more than this maximum amount for any given iMOD device.

TABLE 7: GENERAL IDD PA	ARAMETERS		
	25	3	
IDD Parameters	800Mbps	667Mbps	UNITS
CL (IDD)	6	5	<sup>†</sup> CK
<sup>t</sup> RCD (IDD)	15	15	ns
<sup>t</sup> RC (IDD)	60	60	ns
tRRD (IDD)	10	10	ns
<sup>†</sup> CK (IDD)	2.5	3	ns
<sup>t</sup> RAS (IDD)	45	45	ns
tRP (IDD)	70000	70000	ns
<sup>t</sup> RFC (IDD)	15	15	ns
tFAW (IDD)	105	105	ns

Table 8: IDD7 Timing Patterns (4 - Bank interleave READ Operation)				
Speed Grade IDD7 Timing Patterns				
25	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D D D D			
3	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D			



TABLE 9: DDR2 IDD SPECIFICATIONS AND CONDITIONS				
		800Mbps	667Mbps	
Parameter	Symbol	25	3	UNITS
Operating Current: One bank active-precharge				
<sup>t</sup> CL= <sup>t</sup> CK(IDD), <sup>t</sup> RC= <sup>t</sup> RC(IDD), <sup>t</sup> RAS= <sup>t</sup> RAS MIN(IDD); CKE is HIGH, CS\ is HI between valid commands; Address bus switching, Data bus switching	GH IDD0	400	375	mA
Operating Current: One bank active-READ-precharge current				
$IOUT=0ma; BL=4, CL=CL(IDD), AL=0; {}^{t}CK = {}^{t}CK(IDD), {}^{t}RC{}^{t}RC(IDD), {}^{t}RAS={}^{t}RMIN(IDD), {}^{t}RCD={}^{t}RCD(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus is switching; Data bus is switching$		475	450	mA
Precharge POWER-DOWN current				
All banks idle; <sup>t</sup> CK- <sup>t</sup> CK(IDD); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	35	35	mA
Precharge quiet STANDBY current				
All banks idle; <sup>t</sup> CK= <sup>t</sup> CK(IDD); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2Q	130	130	mA
Precharge STANDBY current				
All banks idle; <sup>†</sup> CK-= <sup>†</sup> CK(Idd); CKE is HIGH, CS\ is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	i IDD2N	150	130	mA
Active POWER-DOWN current				
MRS[12]=0 MRS[12]=1	IDD3P	100 50	75 50	mA
Active STANDBY current				
All banks open; <sup>†</sup> CK= <sup>†</sup> CK(Idd), <sup>†</sup> RAS MAX(Idd), <sup>†</sup> RP= <sup>†</sup> RP(Idd); CKE is HIGH CS\ is HIGH between valid commands; Other control and address bus inputed are switching; Data bus inputs are switching		175	160	mA
Operating Burst WRITE current				
All banks open, continuous burst writes; BL=4, CL=CL(IDD), <sup>†</sup> RP= <sup>†</sup> RP(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs switching; Data bus inputs are switching	IDD4W are	800	675	mA
Operating Burst READ current				
All banks open, continuous burst READS, lout=0mA; BL=4, CL=CL(Idd), AL=0; <sup>t</sup> CL= <sup>t</sup> CK(Idd), <sup>t</sup> RAS= <sup>t</sup> RAS MAX(Idd), <sup>t</sup> RP= <sup>t</sup> RP(Idd); CKE is HIGH, C is HIGH btw. valid commands; Address and Data bus inputs switching	IDD4R S\	750	625	mA
Burst REFRESH current				
<sup>†</sup> CK= <sup>‡</sup> CK(IDD); refresh command at every <sup>‡</sup> RFC(IDD) interval; CKE is HIGH, CS\ is HIGH btw. valid commands; Other control, Address and Data bus inputs are switching	IDD5	750	725	mA
Self REFRESH current				
CK and CK\ at 0V; CKE $\leq$ = 0.2V; Other control, address and data inputs an floating	e IDD6 IDD6L	35 25	35 25	mA
Operating bank Interleave READ current				
All bank interleaving READS, IOUT = 0mA; BL=4, CL=CL(IDD), AL=†RCD(ID 1xtCK(IDD); tCK=tCK(IDD), tRC=tRC(IDD), tRRD=tRRD(IDD); CKE is HIGH, CS\ is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching		1300	1150	mA



TABLE 10: AC TIMING SPECIFICAT	IONS							
		[I] <b>25</b> 400MHz/ 800Mbps		[I, E, M] 3 333MHz/ 667Mbps				
Parameter Symbol		MIN	MAX	MIN	MAX	UNITS	NOTES	
Clock Cycle Time	CL=6 CL=5 CL=4	tCKAVG	2.5 3 3.75	8 8 8	3 3.75	8	ns	6-9
Clock High Time Clock Low Time	GL=4	tCKavg tCHavg tCLavg	0.48 0.48	0.52 0.52	0.48 0.48	8 0.52 0.52	tCK	10
Clock Low Time Half Clock Period Absolute <sup>†</sup> CK		tHP	, ,	MIN = Lesser of <sup>t</sup> CH a MIN + <sup>t</sup> JITPER (MIN), MA	AX = <sup>t</sup> CK (AVG) MAX	, ,	ps ps	11
Absolute <sup>†</sup> CK high-level width  Absolute <sup>†</sup> CK low-level width		tCH <sub>(abs)</sub>	MAX = <sup>t</sup>	$^{\dagger}$ CK (AVG) MIN x $^{\dagger}$ CH (AVG) MAX x $^{\dagger}$ CH (AVG) MIN x $^{\dagger}$ CH (AVG) MIN x $^{\dagger}$ CH (AVG) MIN x $^{\dagger}$ CH (AVG)	AVG) MAX + <sup>t</sup> JITDTY (	(MAX)	ps	
Absolute 'Ck low-level width  Clock Jitter - Period		<sup>†</sup> CL <sub>(abs)</sub>		CK (AVG) MAX x <sup>t</sup> CH (AVG)			ps	12
Clock Jitter - Half Period		tJITDTY	-100	100	-125	125	ps ps	13
Clock Jitter - Cycle to Cycle Cumulative Jitter error, 2 cycles Cumulative Jitter error, 4 cycles Cumulative Jitter error, 6-10 cycles		tERR <sub>2PER</sub>	-150 -200	150 200	-175 -250	175 250	ps ps	15 15
Cumulative Jitter error, 11-50 cycles		<sup>t</sup> ERR <sub>10PER</sub>	-300 -450	300 450	-350 -450	350 450	ps ps	15,16 15
DQS output access time from CK/CK\ DQS READ preamble DQS READ postamble		<sup>t</sup> DQSCK <sup>t</sup> RPRE	-350	350 MIN = 0.9 x <sup>t</sup> CK, N		400	ps tCK	19 17-19
DQS Low-Z window from CK/CK\		tRPST tLZ1	$MIN = 0.9 \times {}^{t}CK, MAX = 1.1 \times {}^{t}CK$ $MIN = {}^{t}AC (MIN), MAX = {}^{t}AC (MAX)$				tCK ps	17-20 19,21,22
Positive DQS latching edge to assoc. Clock edge DQS input-high pulse width DQS input-low pulse width		tDQSS tDQSH	MIN = -0.25 x $^{t}$ CK, MAX = +0.25 x $^{t}$ CK  MIN =0.35 x $^{t}$ CK, MAX = n/a  MIN =0.35 x $^{t}$ CK, MAX = n/a				tCK tCK	18 18 18
DQS falling edge to CK rising - setup time DQS falling edge from CK rising - hold time  WBITE preamble setup time		<sup>t</sup> DQSL <sup>t</sup> DSS <sup>t</sup> DSH		MIN =0.35 X <sup>†</sup> CK MIN =0.2 X <sup>†</sup> CK	X, MAX = n/a		†CK	18
TTT ITT E produitable detap time		tWPRES		MIN =0, MA MIN =0.35 x <sup>t</sup> Ch	AX = n/a		ps tCK	23,24
DQS WRITE preamble DQS WRITE postamble WRITE command to first DQS latching transition		tWPST -		MIN = 0.4 x ${}^{t}$ CK, M MIN = WL - ${}^{t}$ DQSS, M			tCK	18,25
DQ output access time from CK/CK\ DQS-DQ skew, DQS to last DQ valid, per group, per	er access	<sup>t</sup> AC <sup>t</sup> DQSQ	-400 -	400 200	-450 -	450 240	ps ps	19 26,27
DQ hold from next DQS strobe DQ-DQS, Hold, DQS to first DQ to go non valid, per	access	<sup>t</sup> QHS <sup>t</sup> QH	-	300 MIN = <sup>t</sup> HP - <sup>t</sup> QH		340	ps ps	28 26-28
Data-out High-Z window from CK/CK\ DQ Low-Z window from CK/CK\		thZ tLZ2		$MIN = n/a, MAX$ $MIN = 2 \times {}^{t}AC (MIN), MAX$	$MAX = {}^{t}AC (MAX)$		ps ps	19,21,29
Data valid output window (DVW)  DQ and DM input setup time relative to DQS  DQ and DM input hold time relative to DQS		tDVW tDSB tDHB	50 125	MIN = <sup>t</sup> QH - <sup>t</sup> DQS -	Q, MAX = n/a 100 175	-	ps ps ps	26,27 26,30,31 26,30,31
DQ and DM input hold time relative to DQS DQ and DM input setup time relative to DQS DQ and DM input hold time relative to DQS		<sup>†</sup> DS <sub>A</sub>	250 250	-	300 300	-	ps ps	26,30,31 26,30,31
DQ and DM input pulse width (for each input)		tDIPW	200	MIN = 0.35 x <sup>t</sup> C		_	†CK	18,32



TABLE 10: AC TIMING SPECIFICATIONS CONTINUED									
			[I]	25	[I, E.	, M] 3			
						-			
		400MHz/ 800Mbps		333MHz/ 667Mbps					
			8001	vibps	667 Midps				
	Parameter	Symbol	MIN	MAX	MIN	MAX	UNITS	NOTES	
	Address and Control input pulse width for each input	<sup>t</sup> IPW	0.6	-	0.6	-	<sup>t</sup> CK	18,34	
	Address and Control input setup time	<sup>t</sup> IS <sub>B</sub>	175	-	200	-	ps	31,33	
	Address and Control input hold time	tIНв	250	-	275	-	ps	31,33	
	Address and Control input setup time	<sup>t</sup> ISA	375	-	400	-	ps	31,33	
	Address and Control input hold time	<sup>t</sup> IH <sub>A</sub>	375	-	400	-	ps	31,33	
ESS	CAS\ to CAS\ command delay	<sup>t</sup> CCD	2	-	2	-	<sup>t</sup> CK	18	
ű	ACTIVE to ACTIVE command (same bank)	<sup>t</sup> RC	55	-	55	-	ns	18,34	
ADDR	ACTIVE bank a to ACTIVE bank b Command	<sup>t</sup> RRD	10	-	10	-	<sup>t</sup> CK	18,37	
	ACTIVE to READ or WRITE delay	<sup>t</sup> RCD	15	-	15	-	ns	18	
AND	8 - Bank activate period	<sup>t</sup> FAW	45	-	50	-	ns	18,38	
	ACTIVE to PRECHARGE	†RAS	40	70000	40	70000	ns	18,34,35	
Į	Internal READ to PRECHARGE command delay	<sup>t</sup> RTP	7.5	-	7.5	-	ns	18,37,39	
≥	WRITE recovery time	tWR	15	-	15	-	ns	18,37	
COMMAND	Auto PRECHARGE WRITE recovery + PRECHARGE time	<sup>t</sup> DAL		MIN = <sup>t</sup> WR + <sup>t</sup> f	RP, MAX = n/a		ns	40	
0	Internal WRITE to READ command delay	<sup>t</sup> WTR	7.5	-	7.5	-	ns	18,37	
	PRECHARGE command period	<sup>t</sup> RP	15	-	15	-	ns	18,36	
	PRECHARGE ALL command period	<sup>t</sup> RPA	17.5	-	18	-	ns	18	
	LOAD MODE, command Cycle time	<sup>t</sup> MRD	2	-	2	-	<sup>t</sup> CK	42	
	CKE LOW to CK, CK\ uncertainty	†DELAY		MIN limit = <sup>t</sup> IS + <sup>t</sup> CK -	+ <sup>t</sup> IH, MAX limit = n/a		ns	18,41	
-	REFRESH to ACTIVE or REFRESH to REFRESH	†RFC	127.5	-	127.5	-	ns	18,41	
ESH	command interval								
	Average periodic REFRESH interval [industrial temp]	<sup>t</sup> REF[I]	-	7.8	-	7.8	μs	18,41	
REFI	Average periodic REFRESH interval [extended temp]	tREF[E]	-	3.9	-	3.9	μs	18,41	
	Average periodic REFRESH interval [military temp]	tREF[M]	-	3.9	-	3.9	us	18,41	
표	Exit SELF REFRESH to NON READ command	<sup>t</sup> XSNR		MIN limit = <sup>t</sup> RFC (MIN	) + 10. MAX limit = n/a	•	ns		
# #	Exit SELF REFRESH to READ command	tXSRD		MIN limit = 200,	, ,		†CK	18	
	Exit SELF REFRESH timing reference	tISXR		MIN limit = <sup>t</sup> IS.			ps	33,43	
	ODT turn-on delay	†AOND		2			<sup>t</sup> CK	18	
	ODT turn-on delay	†AON	tAC(MIN)	tAC(MAX)	tAC(MIN)	tAC(MAX)	ps	19,46	
			- ( )	+ 600	710(1)	+ 700	'	'	
	ODT turn-off delay	†AOPD		2.	5		<sup>t</sup> CK	18,45	
	ODT turn-off delay	†AOF	MI	N limit = <sup>t</sup> AC (MIN), MA		300	ps	47,48	
ᆸ	ODT turn-on (power-down mode)	†AONPD		AC (MIN) + 2000, MAX	. ,		ps	<u> </u>	
ō	ODT turn-off (power-down mode)	†AOFPD		C (MIN) + 2000, MAX I			ps		
	ODT to power-down entry latency	†ANPD	3	-	3	-	tCK	18	
	ODT to power-down exit latency	†AXPD	10	-	8	-	tCK	18	
	ODT enable from MRS command	tMOD	12	-	12	-	ns	18	
	Exit active POWER-DOWN to READ command, MR[12]=0		2	-	2	-	tCK	18	
N C	Exit active POWER-DOWN to READ command, MR[12]=1	†XARD	8-AL	-	7-AL	-	tCK	18	
产	Exit PRECHARGE POWER-DOWN to any non READ	tXP	2	-	2	-	tCK	18	
1	CKE Min. HIGH/LOW time	VCKE	3	_	3	-	tCK	18,44	





#### **NOTES**

- All voltages are referenced to Vss.
- Tests for AC timing, IDD, and electrical AC and DC characteristics
  may be conducted at nominal reference/supply voltage levels, but the
  related specifications and the operation of the device are warranted for
  the full voltage range specified. ODT is disabled for all measurements
  that are not ODT specific.
- 3. Outputs measured with equivalent load
- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.0V in the test environment, and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The slew rate for the input signals used to test the device is 1.0V/ns for signals in the range between VIL(AC) and VIH(AC). Slew rates other than 1.0V/ns may require the timing parameters to be derated as specified.
- The AC and DC input level specifications are as defined in the SSTL\_18 standard.
- CK and CK\ input slew rate is referenced at 1V/ns (2V/ns if measured differentially)
- Operating frequency is only allowed to change during SELF REFRESH mode, PRECHARGE POWERDOWN mode, or SYSTEM RESET condition. SSC allows for small deviations in operating frequency, provided the SSC guidelines are satisfied.
- 8. The Clock's ¹CK (AVG) is the average clock over any 200 consecutive clocks and ¹CK(AVG) MIN is the smallest clock rate allowed (except for a deviation due to allowed clock jitter). Input clock jitter is allowed provided it does not exceed values specified. Also, the jitter must be of a random Gaussian distribution in nature.
- Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread spectrum at a sweep rate in the range of 20-60kHz with an additional on percent <sup>†</sup>CK(AVG); however, the spread spectrum may not use a clock rate below <sup>†</sup>CK(AVG) MIN or above <sup>†</sup>CK(AVG) MAX.
- 10. MIN (¹CL, ¹CH)refers to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution; ¹CH(AVG) and ¹CL(AVG) must be met with or without clock jitter and with or without duty cycle jitter. ¹CH(AVG) and ¹CL(AVG) are the average of any 200 consecutive CK falling edges. ¹CH limits may be exceeded if the duty cycle jitter is small enough that the absolute half period limits (¹CH[ABS], ¹CL[ABS])are not violated.
- 11. <sup>†</sup>HP(MIN) is the lesser of <sup>†</sup>CL and tCH actually applied to the device CK and CK\ inputs; thus, <sup>†</sup>HP(MIN) ≥ the lesser of <sup>†</sup>CL(ABS) MIN and <sup>†</sup>CH(ABS) MIN.
- 12. The period jitter (¹JITPER) is the maximum deviation in the clock period from the average or nominal clock allowed in either the positive or negative direction. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than those noted the Table titled "DLL LOCKED".
- The half-period jitter ('JITDTY) applies to either the high pulse of clock or the low pulse of the clock; however, the two cumulatively can not exceed 'JITPER.

- 14. The cycle-to-cycle jitter (†JITcc) is the amount of the clock period that can deviate from one cycle to the next. JEDEC specifies tighter jitter numbers during DLL Locking time. During DLL lock time, the jitter values should be 20 percent less than those noted in the table named "DLL LOCKED".
- 15. The cumulative jitter error (IERRNPER), where n is 2,3,4,5,6-10, or 11-50 is the amount of clock time allowed to consecutively accumulate away from the average clock over any number of clock cycles.
- JEDEC specifies using <sup>t</sup>ERR6-10PER when derating clock-related output timing (see notes 19 and 48). LDI requires less derating on it's iMOD by allowing <sup>t</sup>ERR5PER to be used.
- This parameter is not referenced to a specific voltage level but is specified when the device is no longer driving (<sup>t</sup>RPST) or beginning to drive (<sup>t</sup>RPRE).
- 18. The inputs to the DDR2 SDRAM must be aligned to the associated clock, that is, the actual clock that latches it in. However, the input timing (in ns) references to the <sup>†</sup>CK(AVG) when determining the required number of clocks. The following input parameters are determined by taking the specified percentage times the <sup>†</sup>CK(AVG) rather than <sup>†</sup>CK: <sup>†</sup>IPW, <sup>†</sup>DIPW, <sup>†</sup>DQSS, <sup>†</sup>DQSH, <sup>†</sup>DQSL, tDSS, <sup>†</sup>DSH, <sup>†</sup>WPST, and <sup>†</sup>WPRE.
- 19. The DDR2 SDRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock hitter is present; this will result in each parameter becoming larger. The following parameters are required to be derated by subtracting ¹ERRsper (MAX): ¹AC(MIN), ¹DQSCK(MIN), ¹LZDQS(MIN), ¹LZDQ(MIN), ¹AON(MIN); while the following parameters are required to be derated by subtracting ¹ERRsper(MIN): ¹AC(MAX), ¹DQSCK(MAX), ¹LZDQS(MAX), ¹LZDQS(MAX), ¹LZDQ(MAX), The parameter ¹RPRE(MIN) is derated by subtracting ¹JITper(MAX), while ¹RPRE(MAX) is derated by subtracting ¹JITper(MIN). The parameter ¹RPST(MIN) is derated by subtracting ¹JITper(MIN), while ¹RPST(MAX) is derated by subtracting ¹JITDTY(MAX), while ¹RPST(MAX) is derated by subtracting ¹JITDTY(MIN). Output timings that require tERRsper derating can be observed to have offsets relative to the clock; however, the total window will not degrade.
- When DQS is used single-ended, the minimum limit is reduced by 100ps.
- tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is not longer driving (tHZ) or begins driving (tLZ).
- <sup>22.</sup> tLZ(MIN) will prevail over a tDQSCK(MIN) + tRPRE(MAX) condition.
- This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 24. It is recommended that DQs be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from HIGH-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on <sup>1</sup>DQSS.
- 25. The intent of the "DON'T CARE" state after completion of the postamble is that the DQS driven signal should either be HIGH, LOW, or HIGH-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above VIH[DC]MIN), then it must not transition LOW (below VIH[DC]) prior to <sup>1</sup>DQSH(MIN).





#### **Notes Continued**

- Referenced to each output group:LDQS0 / LDQS0\ with DQ0-7, UDQS0 / UDQS0\ with DQ0-15, LDQS1 / LDQS1\ with DQ16-23, UDQS1 / UDQS1\ with DQ24-31, LDQS2 / LDQS2\ with DQ32-39, UDQS2 / UDQS2\ with DQ40-47, LDQS3 / LDQS3\ with DQ48-55, UDQS3 / UDQS3\ with DQ56-63, LDQS4 / LDQS4\ with DQ64-71 and UDQS4 / UDQS4\ with DQ72-79.
- 27. The data valid window is derived by achieving other specifications: <sup>†</sup>HP (<sup>†</sup>CK/2), <sup>†</sup>DQSQ, and <sup>†</sup>QH (<sup>†</sup>QH=<sup>†</sup>HP-<sup>†</sup>QHS). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
- <sup>28.</sup> <sup>t</sup>QH = <sup>t</sup>HP-<sup>t</sup>QHS; the worst case <sup>t</sup>Qh would be the lesser of <sup>t</sup>CL(ABS) MAX or <sup>t</sup>CH(ABS) MAX times <sup>t</sup>CK(ABS) MIN-<sup>t</sup>QHS. Minimizing the amount of <sup>t</sup>CH (AVG) offset and value of <sup>t</sup>JITPER will provide a larger <sup>t</sup>QH, which in turn will provide a larger valid data out window.
- 29. This maximum value is derived from the referenced test load. <sup>†</sup>HZ (MAX) will prevail over <sup>†</sup>DQSCK(MAX) + <sup>†</sup>RPST(MAX) condition.
- 30. The values listed are for the differential LDQSx, LDQSx\, UDQSx and UDQSx\ strobes with a differential slew rate of 2V/ns (1V/ns for each single ended signal. There are two sets of values listed: †DSa, †DHa and <sup>t</sup>DSb, <sup>t</sup>DHb. The "a" values (for reference only ) are equivalent to the baseline values of the "b" at VREF when the slew rate is 2V/ns, differentially. The baseline values, <sup>t</sup>DSb, <sup>t</sup>DHb are the JEDEC defined values, referenced from the logic trip points. <sup>†</sup>DSb is referenced from VIH(AC) for a rising signal and VIL(AC) for a falling signal, while <sup>t</sup>DHb is referenced from VIL(DC) for a rising signal and VIH(DC) for a falling signal. If the differential DQS slew rate is not equal to 2V/ns, then the baseline values must be derated by adding the values from Table 28 and Table 29. If the DQS differential strobe feature is not enabled, then the DQS strobe is single-ended and the baseline values must be derated using Table 30. Single-ended DQS data timing is referenced at DQS crossing VREF. The correct timing values for a single-ended DQS strobe are listed in Table 31-33. Listed values are already derated for slew rate variation and converted from baseline values to VREF values.
- VIL/VIH DDR2 overshoot/undershoot. See AC Overshoot/Undershoot Specification.
- 32. For each input signal not the group collectively.
- 33. There are two sets of values listed for command/address: \(^1\)ISa, \(^1\)Ha and \(^1\)ISb, \(^1\)Hb. The "a" values (for reference only) are equivalent to the baseline values of the "b" signals at VREF when the slew rate is 1V/ns. The baseline values "b" are the JEDEC-defined values, referenced form the logic trip points. \(^1\)ISb is referenced from VIH(AC) for a rising signal and VIL(AC) for a falling signal. If the command/address slew rate is not equal to 1V/ns, then the baseline values must be derated by adding the value w from Table 26 and Table 27.
- This is applicable to READ cycles only. WRITE cycles generally require additional time due to <sup>t</sup>WR during auto precharge.
- READs and WRITEs with AUTO PRECHARGE are allowed to be issued before <sup>†</sup>RAS(MIN) is satisfied because the <sup>†</sup>RAS lockout feature is supported in the DDR2 SDRAM architecture.
- When a single-bank PRECHARGE command is issued, <sup>†</sup>RP timing applies. <sup>†</sup>RPA timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks open.
- 37. This parameter i has a two clock minimum requirement at any tCK
- The <sup>†</sup>FAW(MIN) parameter applies to all 8-bank DDR2 devices. No more than 4-bank ACTIVATE commands may be issued in a given <sup>†</sup>FAW(MIN)period. <sup>†</sup>RRD(MIN) restriction still applies.

- 39. The minimum internal READ-to-PRECHARGE time. This is the time from which the last 4-bit prefetch begins, to when the PRECHARGE command can be issued. A 4-bit prefetch is when the READ command internally latches the READ so that data will output CL later. This parameter is only applicable when ¹RTP/(2 x ¹CK)>1, such as frequencies faster than 533MHz, when ¹RTP = 7.5ns. If ¹RTP/(2 x ¹CK) ≤ 1, then equation AL + BL/2 applies. ¹RAS (MIN) has to be satisfied as well. The DDR2 SDRAM will automatically delay the internal PRECHARGE command until ¹RAS (MIN) has been satisfied.
- 40. ¹DAL = (nWR) + (¹RP/¹CK). Each of these terms, if not already an integer, should be rounded up to the next integer. ¹CK refers to the application clock period; nWR refers to the ¹WR parameter stored in the MR9-MR11. For example, -38 at ¹CK=3.75ns with ¹WR programmed to four clocks would have ¹DAL=4 + (15ns/3.75ns)clocks = 4 + (4) clocks = 8 clocks.
- 41. The refresh period is 64ms Industrial (-40-85°C), 32ms Extended (-40-105°C) and Mil-Temp (-55-125°C). This equates to a refresh rate of 7.8µs Industrial, 3.9µs Extended and 3.9µs Mil-Temp. To ensure all rows of all banks are properly refreshed, 8192 commands must be issued every 64 or 32ms. The JEDEC <sup>†</sup>RFC MAX of 70000ns is not required as bursting of AUTO REFRESH commands is allowed.
- 42. <sup>†</sup>DELAY is calculated from <sup>†</sup>IS +<sup>†</sup>CK + <sup>†</sup>IH so that CKE registration LOW is guaranteed prior to <sup>†</sup>CK, CK\ being removed in a system RESET condition (see RESET).
- 44. ¹CKE(MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ¹IS + 2 x ¹CK + ¹IH.
- 45. The half-clock of tAOFD's 2.5 <sup>t</sup>CK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of the half-clock duty cycle error. For example, if the clock duty cycle was 47/53, <sup>t</sup>AOFD would actually be 2.5-0.03, or 2.47, for <sup>t</sup>AOF(MIN) and 2.5 +0.03, or 2.53, for <sup>t</sup>AOF(MAX).
- 46. ODT turn-on time, <sup>†</sup>AON(MIN) is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time <sup>†</sup>AON(MAX) is when the ODT resistance is fully on. Both are measured from <sup>†</sup>AOND.
- ODT turn-off time <sup>†</sup>AOF(MIN) is when the device starts to turn off ODT resistance. ODT turn-off time <sup>†</sup>AOF(MAX) is when the bus is in HIGH-Z. Both are measured from <sup>†</sup>AOFD.
- 48. Half-Clock output parameters must be derated by the actual tERR5per and JITDTY when input clock jitter is present; this will result in each parameter becoming larger. The parameter tAOF(MIN) is required to be derated by subtracting both tERR5per (MAX) and tERR5per (MIN) and UITDTY(MIN).



Table 11: ODT Electrical Characteristics								
Parameter/Condition	Symbol	MIN	TYP	MAX	UNITS	NOTES		
RTT effective impedance value for 75 $\Omega$ setting	RTT (eff)	60	75	90	Ω	1,2		
EMR (A6, A2) = 0,1								
RTT effective impedance value for 150 $\Omega$ setting	RTT (eff)	120	150	180	Ω	1,2		
EMR (A6, A2) = 1,0								
RTT effective impedance value for 50 $\Omega$ setting	RTT (eff)	40	50	60	Ω	1,2		
EMR (A6, A2) = 1, 1								
Deviation of VM with respect to VDDQ/2	ΔVM	-6	-	6	%	3		

#### NOTES:

- RTT(eff) and RTT2(eff) are determined by separately applying VIH(AC) and VIL(DC) to the ball being tested, and then measuring current, I(VIH) [AC]), and I(VIL)[AC]), respectively.
- 2. Minimum I(industrial), E(extended) and M(MiI-Temp) are derated by six percent when the devices operate between -40°C and 0°C and 10 percent when the devices operated between -55°C and 0°C
- 3. Measure voltage (VM) at tested ball with no load:

$$\Delta VM = \left[ \frac{2 \times VM}{VDDQ} - 1 \right] \times 100$$

TABLE 12: INPUT DC LOGIC LEVELS				
Parameter/Condition	Symbol	MIN	MAX	UNITS
Input HIGH (logic 1) voltage	VIH (DC)	VREF (DC) + 125	VDDQ	mV
Input LOW (logic 0) voltage	VIH (DC)	-300	VREF (DC) - 125	mV

NOTES: VDDQ + 300mv allowed provided 1.9V is not exceeded

TABLE 13: INPUT AC LOGIC LEVELS				
Parameter/Condition	Symbol	MIN	MAX	UNITS
Input HIGH (logic 1) voltage (5/38)	VIH (AC)	VREF (DC) + 250	VDDQ	mV
Input HIGH (logic 1) voltage (3/25)	VIH (AC)	VREF (DC) + 250	VDDQ	mV
Input LOW (logic 0) voltage (5/38)	VIL(AC)	-300	VREF (DC) - 250	mV
Input LOW (logic 0) voltage (3/25)	VIL (AC)	-300	VREF (DC) - 250	mV

NOTES: VDDQ + 300mv allowed provided 1.9V is not exceeded



## **OPERATING CONDITIONS**






TABLE 14: DIFFERENTIAL INPUT LOGIC LEVEL					
Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
DC input signal Voltage	VIN (DC)	-300	VddQ	mV	1,6
DC differential input Voltage	VID (DC)	250	VddQ	mV	2,6
AC differential input Voltage	VID (AC)	500	VDDQ	mV	3,6
AC differential cross-point Voltage	Vix (AC)	0.5 x VddQ - 175	0.5 x VddQ + 175	mV	4
Input midpoint Voltage	VMP (DC)	850	950	mV	5

#### NOTES:

- VIN(DC) specifies the allowable DC execution of each input of differential pair such as CKx, CKx\, DQSx, DQSx\, LDQSx, LDQSx\, UDQSx and UDQSx\.
- VID(DC) specifies the input differential voltage [VTR-VCP] required for switching, where input (such as CKx\, DQSx\, LDQSx\, and UDQSx\) level. The minimum value is equal to VIH(DC) - VIL(DC). Differential input signal levels are show in Figure 16.
- 3. VID(AC) specifies the input differential voltage [VTR-VCP] required for switching, where VTR is the true input (such as CKx, DQSx, LDQSx and UDQSx)level. The minimum value is equal to VIH(DC) is equal to VIH(AC)-VIL(AC), as shown in Table 9.
- 4. The typical value of Vix(AC) is expected to be about 0.5 x VDDQ of the transmitting device and Vix(AC) is expected to track variations in VDDQ. Vix(AC) indicates the voltage at which differential input signals must cross, as shown in Figure 18.
- VMP(DC) specifies the input differential common mode voltage (VTR-VCP)/2 where VTR is the true input (CKx, DQSx) level and VCP is the complementary input (CKx\, DQSx\)
- 6. VDDQ + 300mv allowed provided 1.9V is not exceeded.








Table 15: Differential AC Output Parameters								
	0		BAAY.		NOTES			
Parameter	Symbol	MIN	MAX	UNITS	NOTES			
AC differential cross-point Voltage	Vox (AC)	0.50 x VDDQ - 125	0.50 x VDDQ + 125	mV	1,6			
AC differential Voltage swing	Vswing	1	-	mV				

#### NOTES:

1. The typical value of Vox(AC) is expected to be about 0.5 x VDDQ of the transmitting device and Vox(AC) is expected to track variations in VDDQ. Vox(AC) indicates the voltage at which differential output signals must cross.




TABLE 16: OUTPUT DC CURRENT DRIVE				
Parameter/Condition	Symbol	VALUE	UNITS	NOTES
Output MIN source DC current	Іон	-13.4	VDD (DC)	mV
Output MIN sink DC current	loL	13.4	VREF (DC) - 125	mV

#### NOTES:


- 1. For IoH(DC); VdDQ = 1.7V, VouT= 1,420mV, (VouT VdDQ/IoHmust be less than 21 $\Omega$  for values of VouT between VdDQ and VdDQ-280mV.
- For IoL(DC); VDDQ = 1.7V, VOUT= 280mV, Vout/IoL must be less than 21Ω for values of VOUT between 0V and 280mV.
- 3. The DC value of VREF applied to the receiving device is set to VTT
- 4. The values of IOH(DC) and IOL(DC) are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure VIH(MIN) plus a noise margin and VIL(MAX) minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating point (see output IV curves) along a 21Ω load line to define a convenient driver current for measurement.



Table 17: Output Characteristics											
Parameter	MIN	TYP	MAX	UNITS	NOTES						
Output Impedance	See Ou	Ω	1,2								
Pull-up and pull-down mismatch	0	-	4	Ω	1,2,3						
Output slew rate	1.5	-	5	V/ns	1,4,5,6						

#### NOTES:

- 1. Absolute specifications:  $0^{\circ}C \le Tc \le +85^{\circ}C$ ; VDDQ = + 1.8V, VDD = +1.8V  $\pm$  0.1V
- Impedance measurement conditions for output source DC current: VDDQ = 1.7V; out = 1,420mV; (VOUT - VDDQ)/IOH must be less than 23.4Ω for values of Vout between VDDQ and VDDQ - 280mV. The impedance measurement condition for output sink DC current: VDDQ = 1.7V; Vout = 280mV; Vout/IoI must be less than 23.4Ω for values of VOUT between 0V and 280mV
- 3. Mismatch is and absolute value between pull-up and pull-down; both are measured at the same temperature and voltage
- 4. Output slew rate for falling and rising edges is measured between VTT - 250mV and VTT + 250mV for single-ended signals. For differential signals (DQSx, DQSx\), output slew rate is measured between DQSx - DQSx\ = +500mV. Output slew rate is guaranteed by design but is not necessarily tested on each device
- The absolute value of the slew rate as measured from VIL(DC) MAX to VIH(DC) MIN is equal to or greater than the slew rate as measured from VIL(AC) MAX to VIH(AC) MIN. This is guaranteed by design.
- All devices, INDUSTRIAL, EXTENDED and MIL-TEMP devices require an additional 0.4V/ns in the MAX limit when Tc is between -55°C and 0°C








TABLE 18: FULL STRENGTH PULL-DO	WN CURRENT (mA)			
Voltage (V)	MIN	ТҮР	MAX	UNITS
0.0	0.00	0.00	0.00	mA
0.1	4.30	5.63	7.95	mA
0.2	8.60	11.30	15.90	mA
0.3	12.90	16.52	23.85	mA
0.4	16.90	22.19	31.80	mA
0.5	20.40	27.59	39.75	mA
0.6	23.28	32.39	47.70	mA
0.7	25.44	36.45	55.55	mA
0.8	26.79	40.38	62.95	mA
0.9	27.67	44.01	69.55	mA
1.0	28.38	47.01	75.35	mA
1.1	28.96	49.63	80.35	mA
1.2	29.46	51.71	84.55	mA
1.3	29.90	53.32	87.95	mA
1.4	30.29	54.90	90.70	mA
1.5	30.65	56.03	93.00	mA
1.6	30.98	57.07	95.05	mA
1.7	31.31	58.16	97.05	mA
1.8	31.64	59.27	99.05	mA
1.9	31.96	60.35	101.05	mA






TABLE 19: FULL STRENGTH PULL-UP	CURRENT (mA)			
Voltage (V)	MIN	ТҮР	MAX	UNITS
0.0	0.00	0.00	0.00	mA
0.1	-4.30	5.63	-7.95	mA
0.2	-8.60	-11.30	-15.90	mA
0.3	-12.90	-16.52	-23.85	mA
0.4	-16.90	-22.19	-31.80	mA
0.5	-20.40	-27.59	-39.75	mA
0.6	-23.28	-32.39	-47.70	mA
0.7	-25.44	-36.45	-55.55	mA
0.8	-26.79	-40.38	-62.95	mA
0.9	-27.67	-44.01	-69.55	mA
1.0	-28.38	-47.01	-75.35	mA
1.1	-28.96	-49.63	-80.35	mA
1.2	-29.46	-51.71	-84.55	mA
1.3	-29.90	-53.32	-87.95	mA
1.4	-30.29	-54.90	-90.70	mA
1.5	-30.65	-56.03	-93.00	mA
1.6	-30.98	-57.07	-95.05	mA
1.7	-31.31	-58.16	-97.05	mA
1.8	-31.64	-59.27	-99.05	mA
1.9	-31.96	-60.35	-101.05	mA






Table 20: Reduced Strength Pull	-Down Current (mA)			
Voltage (V)	MIN	ТҮР	MAX	UNITS
0.0	0.00	0.00	0.00	mA
0.1	1.72	2.98	4.77	mA
0.2	3.44	5.99	9.54	mA
0.3	5.16	8.75	14.31	mA
0.4	6.76	11.76	19.08	mA
0.5	8.16	14.62	23.85	mA
0.6	9.31	17.17	28.62	mA
0.7	10.18	19.32	33.33	mA
0.8	10.72	21.40	37.77	mA
0.9	11.07	23.23	41.73	mA
1.0	11.35	24.92	45.21	mA
1.1	11.58	26.30	48.21	mA
1.2	11.78	27.41	50.73	mA
1.3	11.96	28.26	52.77	mA
1.4	12.12	29.10	54.42	mA
1.5	12.26	29.70	55.80	mA
1.6	12.39	30.25	57.03	mA
1.7	12.52	30.82	28.23	mA
1.8	12.66	31.41	59.43	mA
1.9	12.78	31.98	60.63	mA






Table 21: Reduced Strength Pul	L-UP CURRENT (mA)			
Voltage (V)	MIN	TYP	MAX	UNITS
0.0	0.00	0.00	0.00	mA
0.1	-1.72	-2.98	-4.77	mA
0.2	-3.44	-5.99	-9.54	mA
0.3	-5.16	-8.75	-14.31	mA
0.4	-6.76	-11.76	-19.08	mA
0.5	-8.16	-14.62	-23.85	mA
0.6	-9.31	-17.17	-28.62	mA
0.7	-10.18	-19.32	-33.33	mA
0.8	-10.72	-21.40	-37.77	mA
0.9	-11.07	-23.23	-41.73	mA
1.0	-11.35	-24.92	-45.21	mA
1.1	-11.58	-26.30	-48.21	mA
1.2	-11.78	-27.41	-50.73	mA
1.3	-11.96	-28.26	-52.77	mA
1.4	-12.12	-29.10	-54.42	mA
1.5	-12.26	-29.70	-55.80	mA
1.6	-12.39	-30.25	-57.03	mA
1.7	-12.52	-30.82	-58.23	mA
1.8	-12.66	-31.41	-59.43	mA
1.9	-12.78	-31.98	-60.63	mA



22: INPUT CLAMP CHARACTERIST	ics		
Voltage (V) Across Clamp	MIN Power Clamp Current	MIN Ground Clamp Current	UNI
0.0	0.00	0.00	m
0.1	0.00	0.00	m.
0.2	0.00	0.00	m
0.3	0.00	0.00	m
0.4	0.00	0.00	m
0.5	0.00	0.00	m
0.6	0.00	0.00	m
0.7	0.00	0.00	m
0.8	0.10	0.10	m
0.9	1.00	1.00	m
1.0	2.50	2.50	m
1.1	4.70	4.70	m
1.2	6.80	6.80	m
1.3	9.10	9.10	m
1.4	11.00	11.00	m
1.5	13.50	13.50	m
1.6	16.00	16.00	m
1.7	18.20	18.20	m
1.8	21.00	21.00	m






Table 23: Address and Controls Pins											
	SPECIF	ICATIONS									
Parameter	25	3	UNITS								
Maximum peak amplitude for overshoot area (see Figure 15)	0.50	0.05	V								
Maximum peak amplitude allowed for undershoot area (see Figure 16)	0.50	0.50	V								
Maximum overshoot area above VDD (see Figure 15)	0.66	0.80	V/ns								
Maximum undershoot area below Vss (see Figure 16)	0.66	0.80	V/ns								

Table 24: Clock, Data, Strobe, and Mask Pins										
	SPECIF	ICATIONS								
Parameter	25	3	UNITS							
Maximum peak amplitude for overshoot area (see Figure 15)	0.50	0.50	V							
Maximum peak amplitude allowed for undershoot area (see Figure 16)	0.50	0.50	V							
Maximum overshoot area above VDDQ (see Figure 15)	0.23	0.23	V/ns							
Maximum undershoot area below VssQ (see Figure 16)	0.23	0.23	V/ns							






TABLE 25: AC INPUT TEST CONDITIONS					
Parameter/Condition	Symbol	MIN	MAX	UNITS	NOTES
Input setup timing measurement reference level address balls	VRS	See N	lote 2		1,2,3,4
bank address balls, CS RAS CAS WE ODT, DM,					
UDM, LDM, and CKE					
Input hold timing measurement reference level address balls	VRH	See N	lote 5		1,3,4,5
bank address balls, CS RAS CAS WE ODT, DM,					
UDM, LDM, and CKE					
Input timing measurement reference level (single-ended) UDQSx, LDQSx	VREF(DC)	VDDQ x 0.49	VDDQ x 0.49 VDDQ x 0.51		1 3,4,6
Input timing measurement reference level (differential) CK, CK UDQSx,	VRD	Vix(AC)		V	1,3,7,8,9
UDQSx LDQSx, LDQSx\					

#### NOTES:

- 1. All voltages referenced to Vss
- Input waveform setup timing (tISb) is referenced from the input signal crossing at the VIH(AC) level for a rising signal and VIL(AC) for a falling signal applied to the device under test, as shown in Figure 36.
- 3. See Input Slew Rate Derating
- 4. The slew rate for single-ended inputs is measured from DC level to AC level, VIL(DC) to VIH(AC) on the rising edge and VIL(AC) to VIH(DC) on the falling edge. For signals referenced to VREF, the valid intersection is where the "tangent" line intersects VREF, as shown in Figure 29, 31, 33 and 35.
- 5. Input waveform hold (IHb) timing is referenced from the input signal crossing at the VIL(DC)level for a rising signal and VIH(DC) for a falling signal applied to the device under test, as shown in Figure 36.

- Input waveform setup timing (¹DS) and hold timing (¹DH) when singleended data strobe is enabled is referenced from the crossing of DQS,
  UDQS, or LDQS through the VREF level applied to the device under
  test, as shown in Figure 38.
- Input waveform setup timing (¹DS) and hold timing (¹DH) when differential data strobe is enabled is referenced from the cross-point of DQSx/DQSx\, UDQSx/UDQSx\, LDQSx/LDQSx\, as shown in Figure 37.
- Input waveform timing is referenced to the crossing point level (Vix) of two input signals (Vtr and Vcp) applied to the device under test, where Vtr is the true input signal and Vcp is the complementary input signal, as shown in Figure 39.
- 9. The slew rate for differentially ended inputs is measured from twice the DC level to twice the AC level: 2 x VIL(DC) to 2 x VIH(AC) on the falling edge, for example, the CK/CK\ would be -250mV to +500mV for CK rising edge and would be +250mV to -500mV for CK falling edge.



### INPUT SLEW RATE DERATING

For all input signals, the total  ${}^{1}$ S (setup time) and  ${}^{1}$ H (hold time) required is calculated by adding the datasheet  ${}^{1}$ S (base) and  ${}^{1}$ H (base) value to the  $\Delta^{1}$ IS and  $\Delta^{1}$ H derating value, respectively. Set-up and hold times are based on measurements at the device. Note that address and control pins present the capacitance of multiple die to the system. This capacitance is less than the equivalent number of discrete devices due to the higher level of die integration; however, it must be accounted for when driving these pins. Slew rates on these pins will be slower than pins with only one die load unless measures are made to increase the strength of the signal driver and lower the trace impedance proportionally on signals connecting to multiple internal die.

 $^{t}$ IS, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup nominal slew rate ( $^{t}$ IS) for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX.

If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region, " use the nominal slew rate for the derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region", the slew rate of a tangent line to the actual signal from the AC level to DC level is used for the derating value.

<sup>†</sup>IH, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). <sup>†</sup>IH, nominal slew rate for a falling signal, is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC).

If the actual signal is always later than the nominal slew rate line between shaded "DC to VREF(DC) region," use the nominal slew rate for the derating value.

If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region, " the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value.

Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH[AC]/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).

For slew rates in between the values listed Table 26 and Table 27, the derating values may be obtained by linear interpolation.


TABLE 26: DDR2-400/533 SE	TUP AND HOLD T	TIME DERATI	NG VALUES	(tIS/tIH)			
CMD/ADDR		CK,	CK\ Differe	ntial Slew R	ate		
Slew Rate V/ns	2.	0V/ns	1.5	V/ns	1.	0V/ns	UNITS
Siew hate Vills	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	
4.00	187	94	217	124	247	154	ps
3.50	179	89	209	119	239	149	ps
3.00	167	83	197	113	227	143	ps
2.50	150	75	180	105	210	135	ps
2.00	125	45	155	75	185	105	ps
1.50	83	21	113	51	143	81	ps
1.00	0	0	30	30	60	60	ps
0.90	-11	-14	19	16	46	46	ps
0.80	-25	-31	5	-1	29	29	ps
0.70	-43	-54	-13	-24	6	6	ps
0.60	-67	-83	-37	-53	-23	-23	ps
0.50	-110	-125	-80	-95	-65	-65	ps
0.40	-175	-188	-145	-158	-128	-128	ps
0.30	-285	-292	-255	-262	-232	-232	ps
0.25	-350	-375	-320	-345	-315	-315	ps
0.20	-525	-500	-495	-470	-440	-440	ps
0.15	-800	-708	-770	-678	-648	-648	ps
0.10	-1450	-1125	-1420	-1095	-1065	-1065	ps




CMD/ADDR		CK,	CK\ Differe	ntial Slew R	ate		
Slew Rate V/ns	2.	0V/ns	1.5	V/ns	1.	.0V/ns	UNITS
Siew hate v/iis	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	∆ <sup>t</sup> IS	∆ <sup>t</sup> IH	
4.00	150	94	180	124	210	154	ps
3.50	143	89	173	119	203	149	ps
3.00	133	83	163	113	193	143	ps
2.50	120	75	150	105	180	135	ps
2.00	100	45	140	75	160	105	ps
1.50	67	21	97	51	127	81	ps
1.00	0	0	30	30	60	60	ps
0.90	-5	-14	25	16	55	46	ps
0.80	-13	-31	17	-1	47	29	ps
0.70	-22	-54	8	-24	38	6	ps
0.60	-34	-83	-4	-53	36	-23	ps
0.50	-60	-125	-30	-95	0	-65	ps
0.40	-100	-188	-70	-158	-40	-128	ps
0.30	-168	-292	-138	-262	-108	-232	ps
0.25	-200	-375	-170	-345	-140	-315	ps
0.20	-325	-500	-295	-470	-265	-440	ps
0.15	-517	-708	-487	-678	-457	-648	ps
0.10	-1000	-1125	-970	-1095	-940	-1065	ps


www.logicdevices.com
















TABLE 28 - DE	Table 28 - DDR2-400/533 tDS, tDH Derating values with Differential Strobe																	
DQ		DQSx, DQSx\ Differential Slew Rate																
Slew Rate V/ns	4.0	V/ns	3.0	)V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns
Siew hate vills	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH												
2.0	125	45	125	45	125	45	-	-	-	-	-	-	-	-	-	-	-	-
1.5	83	21	83	21	83	21	95	33	-	-	-	-	-	-	-	-	-	-
1.0	0	0	0	0	0	0	12	12	24	24	-	-	-	-	-	-	-	-
0.9	-	-	-11	-14	-11	-14	1	-2	13	10	25	22	-	-	-	-	-	-
0.8	-	-	-	-	-25	-31	-13	-19	-1	-7	11	5	23	17	-	-	-	-
0.7	-	-	-	-	-	-	-31	-42	-19	-30	-7	-18	5	-6	17	6	-	-
0.6					-	-	-	-	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
0.5	-	-	-	-	-	-	-	-	-	-	-74	-89	-62	-77	-50	-65	-38	-53
0.4	-	-	-	-	-	-	-	-	-	-	-	-	-127	-140	-115	-128	-103	-116

#### NOTES:

- For all input signals, the total <sup>†</sup>DS and <sup>†</sup>DH required is calculated by adding the datasheet value to the derating value listed in the above table.
- tDS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. tDS nominal slew rate for a first crossing of VIL(AC)MAX (Figure 32), if the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC) to AC region", use the nominal slew rate for the derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (Figure 33).
- 3. tDH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC level to VREF(DC) region", use the nominal slew rate for derating value (Figure 34). If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region", the rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 35).

- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH[AC])/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).
- For slew rates between the values listed in this table, the derating values may be obtained via linear interpolation.
- 6. These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQSx requires special derating. The values in Table 26 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels <sup>†</sup>DSb and <sup>†</sup>DHb. Converting the derated base values from DQ referenced to the AC/DC trip points to DQ referenced to VREF is listed in Table 28 and 29. Table 28 provides the VREF-based fully derated values for the DQ (<sup>†</sup>DSa and <sup>†</sup>DHa) for DDR2-533. Table 29 provides the VREF-based fully derated values for the DQ (<sup>†</sup>DSa and <sup>†</sup>DHa) for DDR2-400.



TABLE 29 - DE	Table 29 - DDR2-667/800 tDS, tDH Derating values with Differential Strobe																	
DQ								OQSx,	DQSx	\ Diffe	rentia	l Slew	Rate					
Slew Rate V/ns	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	)V/ns	0.8	V/ns
Siew hate vills	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH
2.0	100	63	100	63	100	63	112	75	124	87	136	99	148	111	160	123	172	135
1.5	67	42	67	42	67	42	79	54	91	66	103	78	115	90	127	102	139	114
1.0	0	0	0	0	0	0	12	12	24	24	36	36	48	48	60	60	72	72
0.9	-5	-14	-5	-14	-5	-14	7	-2	19	10	31	22	43	34	55	46	67	58
0.8	-13	-31	-13	-31	-13	-31	-1	-19	11	-7	23	5	35	17	47	29	59	41
0.7	-22	-54	-22	-54	-22	-54	-10	-42	2	-30	14	-18	26	-6	38	6	50	18
0.6	-34	-83	-34	-83	-34	-83	-22	-71	-10	-59	2	-47	14	-35	26	-23	38	-11
0.5	-60	-125	-60	-125	-60	-125	-48	-113	-36	-101	-24	-89	-12	-77	0	-65	12	-53
0.4	-100	-188	-100	-188	-100	-188	-88	-176	-76	-164	-64	-152	-52	-140	-40	-128	-28	-116

#### NOTES:

- For all input signals, the total <sup>†</sup>DS and <sup>†</sup>DH required is calculated by adding the datasheet value to the derating value listed in the above table
- 2. ¹DS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. ¹DS nominal slew rate for a first crossing of VIL(AC)MAX (Figure 32), if the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC) to AC region", use the nominal slew rate for the derating value. If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region", the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (Figure 33).
- 5. †DH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). †DH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC level to VREF(DC) region", use the nominal slew rate for derating value (Figure 34). If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region", the rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 35).

- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH[AC])/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).
- For slew rates between the values listed in this table, the derating values may be obtained via linear interpolation.
- These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQS requires special derating. The values in Table 26 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels <sup>†</sup>DSb and <sup>†</sup>DHb. Converting the derated base values from DQ referenced to the AC/DC trip points to DQ referenced to VREF is listed in Table 26. Table 26 provides the VREF-based fully derated values for the DQ (<sup>†</sup>DSa and <sup>†</sup>DHa) for DDR2-667. It is not advised to operate DDR2-800 devices with single-ended DQS; however, Table 26 would be used with the base values.



TABLE 30 - SIN	Table 30 - Single-Ended DQS Slew Rate Derating Values Using tDSB, tDHB																	
DQ		DQSx Single-Ended Slew Rate Derated (at VREF)																
Slew Rate V/ns	2.0	)V/ns	1.8	V/ns	1.6	V/ns	1.4	IV/ns	1.2	V/ns	1.0	)V/ns	3.0	8V/ns	0.6	V/ns	0.4	V/ns
Siew hate v/iis	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}$ DH	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}$ DH	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	$\Delta^{t}$ DH	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH
2.0	130	53	130	53	130	53	130	53	130	53	145	48	155	45	160	123	172	135
1.5	97	32	97	32	97	32	97	32	97	32	112	27	122	24	127	102	139	114
1.0	30	-10	30	-10	30	-10	30	-10	30	-10	45	-15	55	-18	60	60	72	72
0.9	25	-24	25	-24	25	-24	25	-24	25	-24	40	-29	50	-32	55	46	67	58
0.8	17	-41	17	-41	17	-41	17	-41	17	-41	32	-46	42	-49	47	29	59	41
0.7	5	-64	5	-64	5	-64	5	-64	5	-64	20	-69	30	-72	38	6	50	18
0.6	-7	-93	-7	-93	-7	-93	-7	-93	-7	-93	8	-98	18	-102	26	-23	38	-11
0.5	-28	-135	-28	-135	-28	-135	-28	-135	-28	-135	-13	-140	-3	-143	0	-65	12	-53
0.4	-78	-198	-78	-198	-78	-198	-78	-198	-78	-198	-63	-203	-53	-206	-40	-128	-28	-116


TABLE 31 - SIN	TABLE 31 - SINGLE-ENDED DQS SLEW RATE FULLY DERATED (DQS, DQ AT VREF) AT DDR2-667																	
DQ						D	QSx S	Single	Ende	d Slew	/ Rate	Derat	ed (at	VREF)				
Slew Rate V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	1.2V/ns		1.0V/ns		V/ns	0.6	V/ns	0.4	V/ns
Siew hate vills	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆tds	$\Delta^{t}DH$	∆tDS	$\Delta^{t}DH$	∆tds	$\Delta^{t}DH$	∆tDS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$
2.0	330	291	330	291	330	291	330	291	330	291	345	286	355	282	365	279	375	276
1.5	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	279	375	275
1.0	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	278	375	275
0.9	347	290	347	290	347	290	347	290	347	290	362	285	372	282	382	278	392	275
0.8	367	290	367	290	367	290	367	290	367	290	382	285	392	282	402	278	412	275
0.7	391	290	391	290	391	290	391	290	391	290	406	285	416	281	426	278	436	275
0.6	426	290	426	290	426	290	426	290	426	290	441	285	451	282	461	278	471	275
0.5	472	290	472	290	472	290	472	290	472	290	487	285	497	282	507	278	517	275
0.4	522	289	522	289	522	289	522	289	522	289	537	284	547	281	557	278	567	274


Table 32 - Sin	NGLE-	Ender	DQ!	S SLE	w Ra	TE FU	LLY D	ERATE	D (D	QS, C	Q AT	VREF	) at <b>C</b>	DR2	-533			
DQ						D	QSx S	Single	Ende	d Slev	/ Rate	Derat	ed (at	VREF)				
Slew Rate V/ns	2.0	2.0V/ns 1.8V/ns			1.6V/ns		1.4	V/ns	1.2	1.2V/ns		1.0V/ns		V/ns	0.6	V/ns	0.4V/ns	
Siew hate vills	∆tDS	$\Delta^{\text{t}}\text{DH}$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆tds	$\Delta^{t}DH$	∆tDS	$\Delta^{t}DH$	∆tds	$\Delta^{t}DH$	∆tDS	$\Delta^{t}DH$	∆tds	$\Delta^{t}DH$	∆tDS	∆ <sup>t</sup> DH
2.0	351	341	351	341	351	341	351	341	351	341	370	336	380	332	390	329	400	326
1.5	364	340	364	340	364	340	364	340	364	340	379	335	389	332	399	329	409	325
1.0	380	340	380	340	380	340	380	340	380	340	395	335	405	332	415	328	425	325
0.9	402	340	402	340	402	340	402	340	402	340	417	335	427	332	437	328	447	325
0.8	429	340	429	340	429	340	429	340	429	340	444	335	454	332	464	328	474	325
0.7	463	340	463	340	463	340	463	340	463	340	478	335	488	331	498	328	508	325
0.6	510	340	510	340	510	340	510	340	510	340	525	335	535	332	545	328	555	325
0.5	572	340	572	340	572	340	572	340	572	340	587	335	597	332	607	328	617	325
0.4	647	339	647	339	647	339	647	339	647	339	662	334	672	331	682	328	692	324




Table 33 - Sin	TABLE 33 - SINGLE-ENDED DQS SLEW RATE FULLY DERATED (DQS, DQ AT VREF) AT DDR2-400																	
DQ		DQSx Single-Ended Slew Rate Derated (at VREF)																
Slew Rate V/ns	2.0	2.0V/ns 1.8V/ns		1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0V/ns		0.8	V/ns	0.6	V/ns	0.4	V/ns	
Siew hate v/iis	∆ <sup>t</sup> DS	$\Delta^{\text{t}}\text{DH}$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆tDS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	$\Delta^{t}DH$	∆ <sup>t</sup> DS	∆ <sup>t</sup> DH
2.0	405	391	405	391	405	391	405	391	405	391	420	386	430	382	440	379	450	376
1.5	414	390	414	390	414	390	414	390	414	390	429	385	439	382	449	379	459	375
1.0	430	390	430	390	430	390	430	390	430	390	445	385	455	382	465	378	475	375
0.9	452	390	452	390	452	390	452	390	452	390	467	385	477	382	487	378	497	375
0.8	479	390	479	390	479	390	479	390	479	390	494	385	504	382	514	378	524	375
0.7	513	390	513	390	513	390	513	390	513	390	528	385	538	381	548	378	558	375
0.6	560	390	560	390	560	390	560	390	560	390	575	385	585	382	595	378	605	375
0.5	622	390	622	390	622	390	622	390	622	390	637	385	647	382	657	378	667	375
0.4	697	389	697	389	697	389	697	389	697	389	712	384	722	381	732	378	742	374


































# **COMMANDS TRUTH TABLE**

	С	KE									
Function	Prev Cycle	Current Cycle	CS\	RAS\	CAS\	WE\	BA1-BA0	<b>A</b> N <b>-A</b> 11	<b>A</b> 10	<b>A</b> 9- <b>A</b> 10	Note
LOAD MODE	Н	Н	L	L	L	L	BA		OP Code		1-3,4,0
REFRESH	Н	Н	L	L	L	Н	Х	Х	Х	Х	1-3
SELF REFRESH ENTRY	Н	L	L	L	L	Н	Х	Х	Х	Х	1-3,4,
SELF REFRESH	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	1-3
EXIT			L	Н	Н	Н					
PRECHARGE SINGLE BANK	Н	Н	L	L	Н	L	BA	Х	L	Х	1-3,6
PRECHARGE ALL BANKS	Н	Н	L	L	Н	L	Х	Х	Н	Х	1-3
BANK ACTIVATE	Н	Н	L	L	Н	Н	BA	R	OW Addres	SS .	1-4
WRITE	Н	Н	L	Н	L	L	BA	Column Address	L	Column Address	1-6,8
WRITE with AUTO PRECHARGE	Н	Н	L	Н	L	L	BA	Column Address	Н	Column Address	1-6,8
READ	Н	Н	L	Н	L	Н	BA	Column Address	L	Column Address	1-6,8
READ with AUTO PRECHARGE	Н	Н	L	Н	L	Н	BA	Column Address	Н	Column Address	1-6,8
NO OPERATION	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	1-3
DEVICE DESELECT	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	1-3
POWER-DOWN	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	1-3,9
ENTRY			L	Н	Н	Н	1				
POWER-DOWN	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	1-3,9
EXIT			L	Н	Н	Н	1				ĺ ,

#### NOTES:

- All DDR2 SDRAM commands are defined by states of CS\, RAS\, CAS\, WE\ and CKE at the rising edge of the clock.
- The state of ODT does not affect the states described in this table. The ODT function is not available during SELF REFRESH. See ODT timing for details.
- "X" denotes either a "H" or 'L" (but a defined LOGIC Level) for valid IDD measurements.
- 4. BA0-BA1 for densities up to 2.5Gb modules, BA2 included for bank address on  $\geq$  4Gb modules
- An n is the most significant address bit for a given density and configuration. Some larger address bits may be "DON'T CARE" during column

- addressing, depending on density and configuration.
- Bank Addresses (BA) determines which bank is to be operated upon.
   BA during a LOAD MODE command selects which mode register is programmed.
- 7. SELF REFRESH exit is asynchronous
- 8. Burst READS or WRITES at BL = 4 cannot be terminated or interrupted.
- The POWER-DOWN mode does not perform any REFRESH operations. The duration of POWER-DOWN is limited by the REFRESH requirements outlined in the AC parametric section.

57



TABLE 35: TRUT	H TABLE -	CURRENT	STATE B	ANK n - C	ommand to Bank n	
Current State	00)	DAC\	0.4.0\	)A/E)		
Current State	CS\	RAS\	CAS\	WE\	Command/Action	Notes
ANY	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	1-6
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	1-6
IDLE	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
	L	L	L	Н	REFRESH	1-6,7
	L	L	L	L	LOAD MODE	1-6,7
ROW Active	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-6,8
	L	Н	L	L	WRITE (select COLUMN and start WRITE burst)	1-6,8
	L	L	Н	L	PRECHARGE (deactivate ROW in bank or banks)	1-6,9
READ	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-6,8
(Auto Precharge	L	Н	L	Н	WRITE (select COLUMN and start WRITE burst)	1-6,8,10
Disabled)	L	L	Н	L	PRECHARGE (start PRECHARGE)	1-6,9
WRITE	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-6,8
(Auto Precharge	L	Н	L	L	WRITE (select COLUMN and start WRITE burst)	1-6,8
Disabled)	L	L	Н	L	PRECHARGE (start PRECHARGE)	1-6,9

#### NOTES:

- 1. This table applies when CKEn 1 was HIGH and CKEn is HIGH and after tXSNR has been met (if the previous state was SELF REFRESH)
- 2. This table is bank-specific, except where noted (the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the below.
- 3. Current state definitions:

IDLE:	The bank has been precharged, <sup>†</sup> RP has been met and any READ burst is complete.
ROW Active	A ROW in a bank has been activated and <sup>t</sup> RCD has been met. No data bursts/accesses and no register accesses are in progress.
READ	A READ burst has been initiated with auto precharge disabled and has not yet terminated.
WRITE	A WRITE burst has been initiated with auto precharge disabled and has not yet terminated.

4. The following states must not be interrupted by a command issued to the same bank. Issue DESELECT or NOP commands or allowable commands to the other bank, on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and this table and according to Table 36.

PRECHARGE	Starts with registration of a PRECHARGE command and ends when <sup>t</sup> RP is met, the bank will be in the idle state.
READ W/ AUTO PRE-	Starts with registration of a READ command with Auto Precharge enabled and ends when <sup>t</sup> RP has been met. After <sup>t</sup> RP is met,
CHARGE ENABLED	the bank will be in the idle state.
ROW Activate	Starts with registration of a WRITE command with Auto Precharge enabled and ends when <sup>t</sup> RCD is met, the bank will be in the
	ROW active state.
WRITE W/ AUTO Pre-	Starts with registration of a WRITE command with Auto Precharge enabled and ends when <sup>†</sup> RP has been met. After <sup>†</sup> RP is met,
charge enabled	the bank will be in the idle state.



### **Notes Continued**

5. The following state must not be interrupted by any executable command (DESELECT or NOP commands must be applied on each positive clock edge during these states):

REFRESH	Starts with registration of a REFRESH command and ends when <sup>†</sup> RFC is met, the DDR2 SDRAM will be in the all banks idle state.
ACCESSING MODE	Starts with registration of a the LOAD MODE command and ends when <sup>t</sup> MRD has been met. After the MRD is met, the DDR2 SDRAM will be in
REGISTER	the all banks idle state.
PRECHARGE ALL	Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup> RP is met. After <sup>t</sup> RP is met, all banks will be in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle and bursts are not in progress.
- 8. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs and WRITEs with AUTO PRECHARGE disabled.
- 9. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 10. A WRITE command may be applied after the completion of the READ burst.

TABLE 36: TRUT	H TABLE -	CURRENT	STATE B	ANK n - C	OMMAND TO BANK M	
Current State	CS\	RAS\	CAS\	WE\	Command/Action	Notes
ANY	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	1-6
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	1-6
IDLE	Х	Х	Х	Х	Any command otherwise allowed to bank m	1-6
ROW Active,	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
ACTIVE,	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-6,7
or PRECHARGE	L	Н	L	L	WRITE (select COLUMN and start WRITE burst)	1-6,7
	L	L	Н	L	PRECHARGE	1-6
READ	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
(Auto Precharge	L	Н	L	Н	READ (select COLUMN and start new READ burst)	1-7
Disabled)	L	Н	L	L	WRITE (select COLUMN and start WRITE burst)	1-8
	L	L	Н	L	PRECHARGE	1-6
WRITE	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
(Auto Precharge	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-7,9,10
Disabled)	L	Н	L	L	WRITE (select COLUMN and start new WRITE burst)	1-7
	L	L	Н	L	PRECHARGE	1-6
READ	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
(Auto Precharge)	L	Н	L	Н	READ (select COLUMN and start new READ burst)	1-7
	L	Н	L	L	WRITE (select COLUMN and start WRITE burst)	1-8
	L	L	Н	L	PRECHARGE	1-6
WRITE	L	L	Н	Н	ACTIVATE (select and activate ROW)	1-6
(Auto Precharge)	L	Н	L	Н	READ (select COLUMN and start READ burst)	1-7,10
	L	Н	L	L	WRITE (select COLUMN and start new WRITE burst)	1-7
	L	L	Н	L	PRECHARGE	1-6





#### **N**otes

- 1. This table applies when CKEn 1 was HIGH and CKEn is HIGH and after <sup>t</sup>XSNR has been met (if the previous state was SELF REFRESH)
- 2. This table is bank-specific, except where noted (the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the below.
- 3. Current state definitions:

IDLE:	The bank has been precharged, tRP has been met and any READ burst is complete.
ROW Active	A ROW in a bank has been activated and <sup>t</sup> RCD has been met. No data bursts/accesses and no register accesses are in progress.
READ	A READ burst has been initiated with auto precharge disabled and has not yet terminated.
WRITE	A WRITE burst has been initiated with auto precharge disabled and has not yet terminated.
READ with AUTO	The READ with Auto Precharge enabled or WRITE with Auto Precharge enabled states can be broken into two parts; the access
PRECHARGE	period and the Precharge period. For READ with Auto Precharge, the precharge period is defined as if the same burst was
enabled/ <b>WRITE</b>	executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all
with <b>AUTO</b>	of the data in the burst. For WRITE with Auto Precharge, the precharge period begins when <sup>t</sup> WR ends, with <sup>t</sup> WR measured
PRECHARGE	as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge
enabled	period (or <sup>t</sup> RP) begins. This device supports concurrent Auto Precharge such that when a READ with Auto Precharge
	is enabled or a WRITE with Auto Precharge is enabled, any command to other banks is allowed, as long as that command does
	not interrupt the READ or WRITE data transfer already in process. In either case, all other related limitations apply (contention
	between READ data and WRITE data must be avoided).

The minimum delay from a READ or WRITE command with AUTO PRECHARGE enabled to a command to a different bank is summarized in Table 37.

- 4. REFRESH and LOAD MODE commands may only be issued when all banks are idle
- 5. Not Used
- 6. All states and sequences not shown are illegal or reserved
- 7. READs and WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled
- 8. A WRITE command may be applied after the completion of the READ burst.
- 9. Requires appropriate DM
- 10. The number of clock cycles required to meet <sup>t</sup>WTR is either two or <sup>t</sup>WTR/<sup>t</sup>CK, whichever is greater.

Table 37: Minimum Delay with Auto Precharge Enabled					
From Command	To Command	Minimum Delay (with Concurrent AUTO PRE- CHARGE)			
(Bank n)	(Bank m)				
WRITE with AUTO	READ or READ with Auto Precharge	(CL - 1) + (BL/2) + <sup>t</sup> WTR			
PRECHARGE	WRITE or WRITE with Auto Precharge	(BL/2)			
	PRECHARGE or ACTIVATE	1			
READ with AUTO	READ OR READ WITH Auto Precharge	(BL/2)	†CK		
PRECHARGE	WRITE or WRITE with Auto Precharge	(BL/2) + 2			
	PRECHARGE or ACTIVATE	1			



L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

### **DESELECT**

The DESELECT function (CS\ HIGH) prevents new commands from being executed by the DDR2 SDRAM. The DDR2 SDRAM is effectively deselected. Operations already in progress are not affected. DESELECT is also referred to as COMMAND INHIBIT.

### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to instruct the selected DDR2 device to perform a NOP (CS\ is LOW; RAS\, CAS\ and WE\ are HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for subsequent row activation at a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent AUTO PRECHARGE, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. After a bank has been precharged, it is in the idle state and must be activated prior to any READ and or WRITE commands being issued to a bank (idle state) or if the previously open row is already in the process of precharging. However, the PRECHARGE period will be determined by the last PRECHARGE command issued to the bank.

### **ACTIVATE**

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the bank address inputs determines the bank, and the address inputs select the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

## LOAD MODE (LM)

The mode registers are loaded via bank address and address inputs. The bank address balls determine which mode register will be programmed. The LM command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

#### **READ**

The READ command is used to initiate a burst READ access to an active row. The value on the bank address inputs determine the bank, and the address provided on the address inputs Ao-Ai (where Ai is the most significant column address bit for a given configuration) selects the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. LOGIC's DDR2 iMODs also support the AL feature, which allows a READ or WRITE command to be issued prior to <sup>t</sup>RCD(MIN) by delaying the actual registration of the READ/ WRITE command to the internal device by AL clock cycles.

#### **WRITE**

The WRITE command is used to initiate a burst WRITE access to an active row. The value on the bank select inputs selects the bank, and the address on the address inputs Ao-Ai(where Ai is the most significant column address bit for a given configuration) select the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of WRITE burst; if AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

LOGIC's DDR2 iMODs also support the AL feature, which allows WRITE or READ commands to be issued prior to <sup>†</sup>RCD(MIN) by delaying the actual registration of the READ/WRITE command to the internal device by AL clock cycles.

Input data appearing on the DQ's is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in LOGIC's DDR2 iMOD even if the rest of the system is powered down. When in the SELF REFRESH mode, the DDR2 device retains data without external clocking. All power supply inputs (including VREF) must be maintained at valid levels upon entry/exit and during SELF REFRESH operation.

#### REFRESH

REFRESH issued during normal operation of LOGIC's DDR2 iMOD and is analogous t CAS\ before RAS\ (CBR) REFRESH. All banks must be in the idle mode prior to issuing a REFRESH command. This command is non-persistent, so it must be issued each time a REFRESH command is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command.





#### **MODE REGISTER (MR)**


The MODE REGISTER is used to define the specific mode of operation of LOGIC's DDR2 iMOD. This definition includes the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, WRITE recovery, and POWER-DOWN mode, as shown in Figure 29. Contents of the MODE REGISTER can be altered by re-executing the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables must be programmed when the command is issued.

The MR is programmed via the LM command and will retain the stored information until it is programmed again or until the device loses power (except for bit Ms, which is SELF-CLEARING). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly. The LM command can only be issued (or reissued) when all banks are in the PRECHARGED state (idle state) and no bursts are in progress. The Memory controller must wait the specified time <sup>t</sup>MRD before initiating any subsequent operations such as an ACTIVATE command. Violating either of these requirements will result in an unspecified operation.

#### **BURST LENGTH**

Burst length is defined by bits Mo-M2, as shown in Figure 29. READ and WRITE accesses to the DDR2 device are burst-oriented, with BURST LENGTH being programmable to either four or eight. The BURST LENGTH determines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the BURST LENGTH is effectively selected. All accesses for that BURST take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by Ao-Ai when BL=4 and by A3-Ai when BL=8 (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Notes:

**LOGIC Devices Incorporated** 

- 1. M16 (BA2) is only applicable for densities ≥ 1Gb, reserved for future use, and must be programmed to "0."
- 2.Mode bits (Mn) with corresponding address balls (An) greater than M12 (A12) are reserved for future use and must be programmed to "0".
- 3. Not all listed WR and CL options are supported in any individual speed grade.





#### **BURST TYPE**

Accesses within a given burst may be programmed to be either sequential or interleaved. The BURST TYPE is selected via bit M3, as shown in Figure 29. The ordering of accesses within a burst is determined by the BURST LENGTH, BURST TYPE, and the starting column address, as shown in Table 38. LOGIC's DDR2 iMOD

Table 38: Burst Definition					
	Starting Column	Order of Accesses within a Burst			
Burst Length	Address (A[2,1,0])	Type = Sequential	Type = Interleaved		
	0 0	0,1,2,3	0,1,2,3		
	0 1	1,2,3,0	1,0,3,2		
4	1 0	2,3,0,1	2,3,0,1		
	11	3,0,1,2	3,2,1,0		
	000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7		
	0 0 1	1,2.3,0,5,6,7,4	1,0,3,2,5,4,7,6		
	010	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5		
	0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4		
8	100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3		
	101	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2		
	110	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1		
	111	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0		

### **OPERATING MODE**

The normal operating mode is selected by issuing a command with bit M7 set to "0" and all other bits set to the desired values, as shown in Figure 29. When bit M7 is "1", no other bits of the MODE REGISTER are programmed. Programming bit M7 to "1" places the DDR2 iMOD into a test mode that is only used by the manufacturer and should not be used. No operation or functionality is guaranteed if M7 bit is "1".

#### **DLL RESET**

DLL RESET is defined by bit Ms as shown in Figure 29. Programming bit Ms to "1" will activate the DLL RESET function. Bit Ms is SELF-CLEARING, meaning it returns back to a value of "0" after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for the required clock cycles which synchronizes the DLL, may result in a violation of the <sup>t</sup>AC or <sup>t</sup>DQSCK parameters.

### **WRITE RECOVERY**

WRITE RECOVERY (WR) time is defined by bits M9-M11, as shown in Figure 29. The WR register is used by the DDR2 iMOD during WRITE with AUTO PRECHARGE operation. During WRITE with AUTO PRECHARGE operation, the DDR2 iMOD delays the internal AUTO PRECHARGE operation by WR clocks (programmed in bits M9-M11) from the last data burst.

WR values of 2, 3, 4, 5, 6, 7 or 8 clocks may be used for programming bits M9-M11. The user is required to program the value of WR which is calculated by dividing <sup>t</sup>WR (in nanoseconds) by <sup>t</sup>CK (in nanoseconds) and rounding up a non-integer value to the next integer; WR(cycles) = <sup>t</sup>WR(ns)/
<sup>t</sup>CL(ns). Reserved states should not be used as an unknown operation or incompatibility with future versions may result.





### **POWER-DOWN MODE**

Active POWER-DOWN (PD) mode is defined by bit M12, as shown in Figure 29. PD mode enables the user to determine the active power-down mode which determines performance versus power savings. PD mode bit M12 does not apply to PRECHARGE PD mode.

When bit M12=0, standard active PD mode, or "fast exit" active PD mode, is enabled. The tXARD parameter is used for fast-exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12=1, a lower-power active PD mode, or "slow-exit" active PD mode is enabled. The <sup>t</sup>XARDS parameter is used for the slow-exit active PD exit timing. The DLL can be enabled but "frozen" during ACTIVE PD mode because the exit-to-READ command timing is relaxed. The power difference expected between <code>IDD3P</code> normal and <code>IDD3P</code> low-power mode is defined in the DDR2 <code>IDD</code> Specifications and Conditions table.


## **CAS LATENCY (CL)**

The CAS LATENCY (CL) is defined by bits M4-M6 as shown in Figure 29. CL is the delay in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CL can be set to 3, 4, 5, 6 or 7 clocks, depending on the speed grade option of the iMOD being used.

The LOGIC DDR2 iMOD does not support any half-clock latencies. Reserved states should not be used as an unknown state or operation or incompatibility with future revisions may result.

The DDR2 iMOD also supports a feature called posted CAS additive latency (AL). This feature allows the READ command to be issued prior to <sup>t</sup>RCD(MIN) by delaying the internal command to the DDR2 iMOD by AL clocks. The AL feature is described in further detail in the Posted CAS Additive Latency description.

Examples of CL=3 and CL=4 are shown in Figure 30; both assume AL=0. If a READ command is registered at clock edge n, and the CL is m clocks, the data will be available nominally coincident with clock edge n + m (this assumes AL = 0).






## **EXTENDED MODE REGISTER (EMR)**

The EXTENDED MODE REGISTER controls functions beyond those available and controlled via the MODE REGISTER (MR); these additional functions are DLL enable/disable, OUTPUT DRIVE strength, On-Die-Termination (ODT), Posted AL, Off-Chip Driver Impedance calibration (OCD), DQS\ enable/disable and Output disable/enable. These function are controlled via the bits shown in Figure 31. The EMR is programmed via the LM command and will retain the stored information until it is programmed again or the iMOD loses power. Re-programming the EMR will not alter the contents of the memory array, provided it is performed correctly.

The EMR must be loaded when all banks are idle and no bursts are in progress and the controller must wait the specified time (IMRD) before initiating any subsequent operations. Violating either of these requirements could result in an unspecified operation.





L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

#### **DLL ENABLED/DISABLED**

The DLL may be ENABLED or DISABLED by programming bit Eo during the LM command, as shown in Figure 31. These specifications are applicable when the DLL is enabled for normal operation. DLL ENABLE is required during POWER-UP initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by re-setting the DLL using the LM command.

The DLL is automatically DISABLED when entering SELF REFRESH operation and is automatically re-enabled and reset upon exit of SELF REFRESH operations.

Anytime the DLL is ENABLED (and subsequently reset), 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to synchronize with the external clock. Failing to wait for synchronization to occur may result in a violation of the <sup>t</sup>AC or <sup>t</sup>DQSCK parameters.

Anytime the DLL is DISABLED and the iMOD is operated below 25MHz, any AUTO REFRESH command should be followed by a PRECHARGE ALL command

### DQS\ ENABLE/DISABLE

The DQS\ ball is ENABLED by bit E10=0, DQS\ is the complement of the differential data strobe pair. When DISABLED, DQS\ should be left floating; however, it may be tied to ground via a  $20\Omega$  to 10K $\Omega$  resistor.

### **OUTPUT DRIVE STRENGTH**

The OUTPUT DRIVE STRENGTH is defined by bit E1 as shown in Figure 32. The NORMAL DRIVE STRENGTH for all outputs is specified to be SSTL\_18. Programming bit E1=0 selects normal (full strength) DRIVE STRENGTH for all outputs. Selecting a REDUCED DRIVE STRENGTH option (E1=1) will reduce all outputs to approximately 45 to 60 percent of the SSTL-18 DRIVE STRENGTH. This option is intended for the support of lighter load and/or point-to-point environments.

#### **OUTPUT ENABLE/DISABLE**

The OUTPUT ENABLE/DISABLE function is defined by bit E12 as shown in Figure 31. When ENABLED (E12=0), all outputs (DQ, DQS, DQS\) function normally. When DISABLED (E12=1), all outputs are DISABLED, thus removing output buffer current. The output DISABLE feature is intended to be used during IDD characterization of READ current.

### **ON-DIE-TERMINATION (ODT)**

ODT effective resistance, RTT(EFF), is defined by bits E2 and E6 of the EMR, as shown in Figure 31. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 memory controller to independently turn on or off ODT for any or all devices. RTT effective resistance values of  $50\Omega$ ,  $75\Omega$  and  $150\Omega$  are selectable and apply to each DQ, DQS/DQS\, UDQS/UDQS\, LDQS/LDQS\, UDM, LDM signals. Bits (E6,E2) determine what ODT resistance is enabled by turning on/off "sw1, sw2 or sw3".

The ODT effective resistance value is selected by enabling switch "sw1", which enables all R1 values that are  $150\Omega$  each, enabling an effective resistance of  $75\Omega$  (RTT2 [EFF]=R2/2). Similarly, if "sw2" is enabled, all R2 values that are  $300\Omega$  each, enable an effective ODT resistance of  $150\Omega$  each, enabling an effective resistance of  $75\Omega$  (RTT2 [EFF] = R2/2). Similarly, if "sw3" is enabled, all R2 values that are  $100\Omega$  each, enable and effective ODT resistance of  $50\Omega$ . Reserved states should not be used, as an unknown operation or incompatibility with future versions may result.

The ODT control ball is used to determine when RTT(EFF) is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input ball are only used during ACTIVE, ACTIVE POWER-DOWN (both fast-exit and slow-exit modes), and PRECHARGE POWER-DOWN modes of operation.

ODT must be turned off prior to entering SELF REFRESH mode. During POWER-UP and INITIALIZATION of the DDR2 iMOD, ODT should be disabled until the EMR command is issued. This will enable the ODT feature, at which point the ODT ball will determine the RTT(EFF) value. Anytime the EMR enables the ODT function, ODT may not be driven HIGH until eight clocks after the EMR has been enabled.

#### **OFF-CHIP DRIVER (OCD) IMPEDANCE CALIBRATION**


The OFF-CHIP DRIVER (OCD) function is an optional DDR2 JEDEC feature which is not supported by LOGIC Devices iMOD device, therefore this function must be set and maintained in the default state. Enabling this function outside of the default settings will alter the I/O drive characteristics and the timing and output I/O specifications will no-longer be valid.


### **POSTED CAS ADDITIVE LATENCY (AL)**

POSTED CAS ADDITIVE (AL) is supported to make the command and data bus efficient for sustainable bandwidths in the DDR2 iMOD. Bits E3-E5 define the value of AL. Bits E3-E5 allow the user to program the DDR2 iMOD with an AL of 0, 1, 2, 3, 4, 5, or 6 clocks. Reserved states should not be used as an unknown operation or incompatibility with future revisions may result.

In this operation, the DDR2 iMOD allows a READ or WRITE command to be issued prior to 'RCD (MIN) with the requirement that AL  $\leq$  'RCD (MIN). A typical application using this feature would set AL = 'RCD (MIN) - 1 x 'CK. The READ or WRITE command is held for the time of the AL before it is issued internally to the DDR2 iMOD device. RL is controlled by the sum of AL and CL; RL = AL + CL. WRITE latency (WL) is equal to RL minus on clock; WL = AL + CL - 1 x  $^{\rm t}$ CK.












# **EXTENDED MODE REGISTER 2 (EMR2)**

The EXTENDED MODE REGISTER 2 (EMR2) controls functions beyond those controlled by the MODE REGISTER. Currently all bits in the EMR2 are reserved, except for E7, which is used in commercial or high-temperature operations, as shown in Figure 34. The EMR2 is programmed via the LM command and will retain the stored information until it is programmed again or until the iMOD is subjected to a loss of power condition. Reprogramming the EMR2 will not alter the contents of the array, provided it has been performed correctly.

Bit E7 (A7) must be programmed as "1" to provide a faster REFRESH RATE on IT, ET or M devices if Tc is or does exceed 85°C.

EMR2 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time <sup>t</sup>MRD before initiating any subsequent operation. Violating either of these requirements could result in an unspecified iMOD operation.



Notes:


- 1. E16 (BA2) is only applicable for densities ≥ 1Gb, reserved for future use, and must be programmed to "0".
- 2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are reserved for future use and must be programmed to "0".





# **EXTENDED MODE REGISTER 3 (EMR3)**

The EXTENDED MODE REGISTER 3 (EMR3) controls functions beyond those controlled by the MODE REGISTER. Currently all bits of the EMR3 are reserved, as shown in Figure 35. The EMR3 is programmed via the LM command and will retain the stored information until it is programmed again or until the iMOD is subjected to a loss of power condition. Reprogramming the EMR3 will not alter the contents of the memory array, provided it is performed correctly.




Notes:

- 1. E16 (BA2) is only applicable for densities ≥ 1Gb, reserved for future use, and must be programmed to "0".
- 2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are reserved for future use and must be programmed to "0".



## **INITIALIZATION**

DDR2 iMOD devices must be POWERED-UP and INITIALIZED in a predefined manner. Operational procedures other than those specified may result in undefined operation. Figure 36 illustrates, and the notes outline the sequence required for POWER-UP and INITIALIZATION.







### **ACTIVATE**

Before an READ or WRITE commands can be issued to a bank within the DDR2 iMOD, a row in that bank must be opened (activated), even when additive latency is used. This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row subject to the tRCD specification. TRCD(MIN) should be defined by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. For example, a <sup>†</sup>RCD(MIN) specification of 20ns with a 266MHz clock (<sup>†</sup>CK = 3.75ns) results in 5.3 clocks, rounded up to 6. This is shown in Figure 37.



A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by <sup>1</sup>RC. A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in reduction of total row access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by the DDR2 with 8-bank architectures have an additional requirement: the TAW. This requires no more than four ACTIVATE commands may be issued in any given †FAW(MIN) period, as shown in Figure 38.





L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

## 2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

#### **READ**

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command, and the AUTO PRECHARGE is either enabled or disabled for that BURST sequence or access. If AUTO PRECHARGE is enabled, the row being accessed is automatically PRECHARGED at the completion of the burst. If AUTO PRECHARGE is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address will be available READ latency (RL) clocks later. RL is defined as the sum of AL and CL; RL = AL + CL. The value of AL and CL are programmable via the MR and EMR commands, respectively. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (at the next crossing of CKx and CKx\). Figure 39 shows examples of RL based on different AL and CL settings.

DQSx/DQSx\ is driven by the DDR2 iMOD along with output data. The initial LOW state on DQSx and the HIGH state on DQSx\ coincident with the last data-out element are known as the READ preamble (tPRE). The low state on DQSx and the HIGH state coincident with the last data-out element are known as the READ postamble (tPRST).

Upon completion of a BURST, assuming no other commands have been initiated, the DQ buss will go HIGH-Z. A detailed explanation of <sup>†</sup>DQSCK (DQSx transition skew to CL) and <sup>†</sup>AC (data-out transition skew to CKx) is shown in Figure 48.


Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued x cycles after the first READ command, where x equals BL/2 cycles (see Figure 40).

Nonconsecutive READ data is illustrated in Figure 41. Full-speed random READ accesses within a page (or pages) can be performed. DDR2 iMOD devices support the use of concurrent AUTO PRECHARGE timing.


DDR2 iMOD devices do not allow interrupting or truncating of an READ burst using BL = 4 operations. Once the BL=4 READ command is registered, it must be allowed to complete the entire READ burst. However, a READ (with AUTO PRECHARGE disabled) using VL=8 operation, the READ may be interrupted and truncated only by another READ burst as long as the interruption occurs on a 4-bit boundary, and this allowed due to the 4n prefetch architecture of the DDR2 iMOD. AS shown in Figure 43, READ burst BL=8 operations may not be interrupted or truncated with any other command except for another READ.

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst is shown in Figure 43.














# FIGURE 41 - NONCONSECUTIVE READ BURSTS



- Notes: 1. DOn (or b) = data-out from column n (or column b).
  - 2. BL = 4.
  - 3. Three subsequent elements of data-out appear in the programmed order following DOn.
  - 4. Three subsequent elements of data-out appear in the programmed order following
  - 5. Shown with nominal <sup>t</sup>AC, <sup>t</sup>DQSCK, and <sup>t</sup>DQSQ.
  - 6. Example applies when READ commands are issued to different devices or nonconsecutive READs.











#### **READ WITH PRECHARGE**

A READ burst may be followed by a PRECHARGE command to the same bank, provided AUTO PRECHARGE is not activated. The minimum READ to PRECHARGE command spacing to the same bank has two requirements that must be satisfied: AL + BL/2 clocks and <sup>†</sup>RTP. <sup>†</sup>RTP is the minimum time from the rising clock edge that initiates the last 4-bit PREFETCH of a READ command to the PRECHARGE command. For BL=4, this is the time from the actual READ (AL after the READ command) to PRECHARGE command. For BL=8, this is the time from AL + 2 x CL after the READ-to-PRECHARGE command. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until <sup>†</sup>RP is met. However, part of the row PRECHARGE time is hidden during the access of the last data elements.

Examples of READ-to-PRECHARGE for BL=4 are shown in Figure 44 and in Figure 45 for BL=8. The delay from READ-to-PRECHARGE to the same is AL + BL/2 – 2CK + MAX (\partial RP/\partial CK or 2 x CK) where MAX means the larger of the two.









#### **READ WITH AUTO PRECHARGE**


If A10 is high when a READ command is issued, the READ with AUTO PRECHARGE function is engaged. The DDR2 iMOD starts an AUTO PRECHARGE operation on the rising edge of clock that is AL + (BL/2) cycles later than the READ with AUTO PRECHARGE command provided 'RAS(MIN) and 'RTP are satisfied. If 'RAS(MIN) is not satisfied at this rising clock edge, the start point of the AUTO PRECHARGE operation will be delayed until 'RAS(MIN) is satisfied. When the internal PRECHARGE is pushed out by 'RTP, 'RP starts at the point where the internal PRECHARGE happens.

When BL=4, the minimum time from READ with AUTO PRECHARGE to the next ACTIVATE command is AL + ( ${}^{t}RTP + {}^{t}RP$ )/ ${}^{t}CK$ . When BL=8, the minimum time from READ with AUTO PRECHARGE to the next ACTIVATE command is AL + 2 clocks + ( ${}^{t}RTP + {}^{t}RP$ )/ ${}^{t}CK$ . The term ( ${}^{t}RTP + {}^{t}RP$ )/ ${}^{t}CK$  is always rounded up to the next integer. A general purpose equation can also be used: AL + B>/2 - 2CK + ( ${}^{t}RTP + {}^{t}RP$ )/ ${}^{t}CK$ . In any event, the internal PRECHARGE does not start earlier than two clocks after the last 4-bit prefetch.


READ with AUTO PRECHARGE command may be applied to one bank while another bank is operational. This is referred to as CONCURRENT AUTO PRECHARGE operation. Examples of READ with PRECHARGE and READ with AUTO PRECHARGE with applicable timing requirements are shown in Figure 46.

TABLE 39: READ USING CONCURRENT AUTO PRECHARGE			
From Command	To Command  Minimum Delay (with Concurrent AUTO PRE- CHARGE)		UNITS
(Bank n)	(Bank m)	CHARGE)	
READ with AUTO	READ or READ with Auto Precharge	(BL/2)	<sup>t</sup> CK
PRECHARGE	WRITE or WRITE with Auto Precharge	(BL/2) + 2	
	PRECHARGE or ACTIVATE	1	



















#### **WRITE**

WRITE bursts are initiated with a WRITE command. DDR2 iMOD devices use WL equal to RL minus one clock cycle (WL = RL - 1CK. The starting column and bank addresses are provided with the WRITE command, and AUTO PRECHARGE is either enabled or disabled for that access. If AUTO PRECHARGE is enabled, the row being accessed is PRECHARGED at the completion of the burst.

During WRITE bursts, the first valid data in element will be registered on the first rising edge of DQSx following the WRITE command, and subsequent data elements will be registered on successive edges of DQSx. The low state on DQSx between the WRITE command and the first rising edge is known as the WRITE preamble; the low state on DQSx following the last data-in element is known as the postamble.

The time between the WRITE command and the first rising DQSx edge is WL ± †DQSS. Subsequent DQSx positive rising edges are timed, relative to the associated clock edge, as ± †DQSS. †DQSS is specified with a relatively wide range (25 percent of on clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (†DQSS [MIN] and †DQSS[MAX]) might not be intuitive, they have also been included. Figure 50 shows the nominal case and the extremes of †DQSS for BL=4. Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z and any additional input data will be ignored.

Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide continuous data flow of input data. The first data element from the new burst is applied after the last element of a completed burst. The new WRITE command should be issued x cycles after the first WRITE command, where x equals BL/2.

Figure 51 shows concatenated bursts of BL = 4 and how full-speed random WRITE accesses within a page or pages can be performed. An example of non**c** consecutive WRITE accesses is shown in Figure 52. DDR2 iMOD devices support concurrent AUTO PRECHARGE options as shown in Table 40.

DDR2 iMOD devices do not allow interrupting or truncating any WRITE burst using BL=4 operation. Once the BL=4 WRITE command is registered, it must be allowed to complete the entire WRITE burst cycle. However, a WRITE BL=8 operation (with AUTO PRECHARGE disabled) might be interrupted and truncated only by another WRITE command, as shown in Figure 53.


Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE, tWTR should be met, as shown in Figure 54. The number of




#### **WRITE Continued**


clock cycles required to meet <sup>1</sup>WTR is either 2 or <sup>1</sup>WTR/<sup>1</sup>CK, whichever is greater. Data for any WRITE burst may be followed by a subsequent PRECHARGE command. <sup>1</sup>WR must be met, as shown in Figure 55. <sup>1</sup>WR starts at the end of the data burst, regardless of the data mask condition.

Table 40: WRITE Using Concurrent Auto Precharge				
From Command	To Command	Minimum Delay (with Concurrent AUTO PRE- CHARGE)	UNITS	
(Bank n)	(Bank m)	´`CHARGE)		
WRITE with AUTO	READ or READ with Auto Precharge	(CL-1) + (BL/2) + <sup>t</sup> WTR	†CK	
PRECHARGE	WRITE or WRITE with Auto Precharge	(BL/e)		
	PRECHARGE or ACTIVATE	1		















FIGURE 53 - WRITE INTERRUPTED BY WRITE

- Notes: 1. BL = 8 required and auto precharge must be disabled (A10 = LOW).
  - 2. The NOP or COMMAND INHIBIT commands are valid. The PRECHARGE command cannot be issued to banks used for WRITEs at T0 and T2.
  - 3. The interrupting WRITE command must be issued exactly 2  $\times$  <sup>t</sup>CK from previous WRITE.
  - 4. The earliest WRITE-to-PRECHARGE timing for WRITE at T0 is WL + BL/2 +  $^{\rm t}$ WR where  $^{\rm t}$ WR starts with T7 and not T5 (because BL = 8 from MR and not the truncated length).
  - 5. The WRITE command can be issued to any valid bank and row address (WRITE command at T0 and T2 can be either same bank or different bank).
  - 6. Auto precharge can be either enabled (A10 = HIGH) or disabled (A10 = LOW) by the interrupting WRITE command.
  - 7. Subsequent rising DQS signals must align to the clock within <sup>t</sup>DQSS.
  - 8. Example shown uses AL = 0; CL = 4, BL = 8.






Notes:


- tWTR is required for any READ following a WRITE to the same device, but it is not required between module ranks.
- 2. Subsequent rising DQS signals must align to the clock within <sup>t</sup>DQSS.
- 3. DI b = data-in for column b; DO n = data-out from column n.
- 4. BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. One subsequent element of data-in is applied in the programmed order following DI b.
- 6. tWTR is referenced from the first positive CK edge after the last data-in pair.
- 7. A10 is LOW with the WRITE command (auto precharge is disabled).
- 8. The number of clock cycles required to meet <sup>t</sup>WTR is either 2 or <sup>t</sup>WTR/<sup>t</sup>CK, whichever is greater.






- 2. DI b = data-in for column b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DIb.
- 4. BL = 4, CL = 3, AL = 0; thus, WL = 2.
- 5.  $\,^{\mathrm{t}}$ WR is referenced from the first positive CK edge after the last data-in pair.
- 6. The PRECHARGE and WRITE commands are to the same bank, However, the PRECHARGE and WRITE commands may be to different banks, in which case <sup>t</sup>WR is not required and the PRECHARGE command could be applied earlier.
- 7. A10 is LOW with the WRITE command (auto precharge is disabled).



















#### **PRECHARGE**

PRECHARGE can be initiated by either a manual PRECHARGE command or by an AUTO PRECHARGE in conjunction with either a READ or WRITE command. PRECHARGE will deactivate the open row in a particular bank or the open row in all banks. The PRECHARGE operation is shown in the previous READ and WRITE operation sections.


During a manual PRECHARGE command, the A10 input determines whether one or all banks are to be PRECHARGED. In the case where only one bank is to be precharged, bank address inputs determine the bank to be precharged. When all banks are to be precharged, the bank address inputs are treated as "Don't Care".

Once a bank has been PRECHARGED, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. When a single-bank PRECHARGE command is issued, <sup>t</sup>RPA timing applies. When the PRECHARGE ALL command is issued, <sup>t</sup>RPA timing applies, regardless of the number of banks opened.



#### **REFRESH**


The Industrial temperature DDR2 iMOD devices when Tc is  $\leq$  85°C requires a REFRESH cycle at an average interval of 7.8125µS (MAX) and all rows in all banks must be refreshed at least once every 64ms. The REFRESH begins when the REFRESH command is registered and ends <sup>t</sup>RFC(MIN) later. The average interval must be reduced to 3.9µS(MAX) when Tc is > 85°C.





#### **SELF REFRESH**

The SELF REFRESH command is initiated when CKE is low. The differential clock should remain stable and meet tCKE specifications at least 1 x tCK after entering SELF REFRESH mode. The procedure for exiting SELF REFRESH requires a sequence of commands. First, the differential clock must be stable and meet tCK specifications at least 1 x tCK prior to CKE going back to HIGH. Once CKE is HIGH (tCKE[MIN] has been satisfied with three clock registrations), the DDR2 iMOD must have NOP or DESELECT commands issued for tXSNR. A simple algorithm for meeting both REFRESH and DLL requirements is used to apply NOP or DESELECT commands for 200 clock cycles before applying any other command.



- 4. NOP or DESELECT commands are required prior to exiting self refresh until state Tc0, which allows any nonREAD command.
- 5. tXSNR is required before any nonREAD command can be applied.
- 6. ODT must be disabled and R T off ( tAOFD and tAOFPD have been satisfied) prior to entering self refresh at state T1.
- 7. tXSRD (200 cycles of CK) is required before a READ command can be applied at state Td0.
- 8. Device must be in the all banks idle state prior to entering self refresh mode.
- After self refresh has been entered, <sup>†</sup>CKE (MIN) must be satisfied prior to exiting self
- 10. Upon exiting SELF REFRESH, ODT must remain LOW until <sup>t</sup>XSRD is satisfied.



L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

#### **POWER DOWN MODE**

DDR2 iMOD devices support multiple POWER DOWN modes that allow significant power savings over normal operating modes. CKE is used to enter and exit different POWER DOWN modes. POWER DOWN entry and exit timings are shown in Figure 62. Detailed POWER DOWN entry conditions are shown in Figure 63. Table 41 is the CKE Truth Table. DDR2 iMOD device require CLE to be registered HIGH (active) at all times that an access is in progress from the issuing of a READ or WRITE command until completion of the burst. Thus, a clock suspend is not supported. For READs, a burst completion is defined when the READ postamble and <sup>1</sup>WR (WRITE-to-PRECHARGE command) or <sup>1</sup>WTR (WRITE-to-READ command) are satisfied, as shown in Figure 64, and Figure 65 or Figure 66. The number of clock cycles required to meet <sup>1</sup>WTR is either two or <sup>1</sup>WTR/tCK, whichever is greater.


POWER DOWN mode is entered when CKE is registered low coincident with an NOP or DESELECT command. CKE is not allowed to go LOW during a MODE REGISTER or EXTENDED MODE REGISTER command time, or while a READ or WRITE operation is in progress. If POWER DOWN occurs when all banks are idle, this mode is referred to as PRECHARGE POWER DOWN. If POWER DOWN occurs when there is a row active in any bank, this mode is referred to as ACTIVE POWER DOWN. Entering POWER DOWN deactivates the input and output buffers, excluding CK, CK\, ODT and CKE. For maximum power savings, the DLL is frozen during PRECHARGE POWER DOWN. Exiting ACTIVE POWER DOWN requires the device to be at same voltage and frequency as when it entered POWER DOWN, Exiting PRECHARGE POWER DOWN requires the device to be at the same voltage as when it entered POWER DOWN; however, the clock frequency is allowed to change.

The maximum duration for either ACTIVE or PRECHARGE POWER DOWN is limited by the REFRESH requirements of the devices <sup>1</sup>RFC(MAX). The minimum duration for POWER DOWN entry and exit is limited by the <sup>1</sup>CKE (MIN) parameter. The following must be maintained while in POWER DOWN mode; CKE LOW, a stable clock signal, a stable power supply signal at the inputs of the DDR2 iMOD. All other input signals are "Don't Care" except ODT.

The POWER DOWN state is synchronously exited when CKE is registered HIGH (in conjunction with a NOP or DESELECT command).



Figure 62 - Power-Down



- Notes: 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down. If this command is an ACTIVATE (or if at least one row is already active), then the power-down mode shown is active power-down.
  - 2. ¹CKE (MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of IS + 2 × ¹CK + ¹IH. CKE must not transition during its ¹IS and ¹IH window.
  - <sup>t</sup>XP timing is used for exit precharge power-down and active power-down to any non-READ command.
  - <sup>1</sup>XARD timing is used for exit active power-down to READ command if fast exit is selected via MR (bit 12 = 0).
  - XARDS timing is used for exit active power-down to READ command if slow exit is selected via MR (bit 12 = 1).
  - 6. No column accesses are allowed to be in progress at the time power-down is entered. If the DLL was not in a locked state when CKE went LOW, the DLL must be reset after exiting power-down mode for proper READ operation.




Table 41: Truth Table - CKE					
	CKE				
	Prev. Cycle	Curr. Cycle	COMMAND (n)		
Current State	(n-1)	(n)	CS RAS CAS WE\	Action (n)	Notes
POWER-DOWN	L	L	X	Maintain POWER-DOWN	1-6
	L	Н	DESELECT OR NOP	POWER-DOWN exit	1-4,7,8
SELF REFRESH	L	L	X	Maintain SELF REFRESH	1-4,6
	L	Н	DESELECT OR NOP	SELF-REFRESH exit	1-4,7,8,11,12
BANK(S) ACTIVE	Н	L	DESELECT OR NOP	Active POWER-DOWN entry	1-4,7,8,11,12
ALL BANKS ACTIVE	Н	L	DESELECT OR NOP	PRECHARGE POWER-DOWN entry	1-4,7,8,11
	Н	L	REFRESH	SELF REFRESH entry	1-4,10,12,13
	Н	Н	Shown in	Table 34	1-4,14


#### NOTES:

- CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state
  of CKE at the previous clock edge.
- Current state is the state of the DDR2 SDRAM immediately prior to clock edge n.
- Command (n) is the command registered at clock edge n, and action (n) is a result of command (n)
- The state of ODT does not affect the states described in this table. The ODT function is not available during SELF REFRESH.
- POWER-DOWN modes do not perform any REFRESH operations. The duration of POWER-DOWN mode is therefore limited by the REFRESH requirements
- "X" means "DON'T CARE" (including floating around VREF) in SELF REFRESH and POWER-DOWN. However, ODT must be driven HIGH or LOW in POWER-DOWN if the ODT function is enabled via the EMR (extended mode register)
- All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.


- Valid commands for POWER-DOWN Entry and Exit are NOP and DESELECT Only.
- On SELF REFRESH Exit, DESELECT or NOP commands must be issued on every clock edge occurring during the <sup>t</sup>XSNR period. READ commands may be issued only after <sup>t</sup>XSRD (200) clocks) is satisfied.
- Valid commands for SELF REFRESH Exit are NOP and DESELECT only.
- 11. POWER-DOWN and SELF REFRESH can not be entered while READ or WRITE operations, LOAD MODE, or PRECHARGE operations are in progress. See SELF REFRESH for a list of restrictions.
- 12. Minimum CKE HIGH time is <sup>t</sup>CKE=3 x <sup>t</sup>CK. Minimum CKE LOW time is <sup>t</sup>CKE = 3 x <sup>t</sup>CK. This requires a minimum of 3 clock cycles of registration
- SELF REFRESH mode can only be entered from the ALL BANKS idle state.
- 14. Must be a legal command, as defined in Table 34.
























# FIGURE 69 - PRECHARGE COMMAND-TO-POWER-DOWN ENTRY T2 T0 T1 T3 CK# CK Command Valid PRE NOP Address Valid tCKE (MIN) CKE /// Don't Care 1 x tCK Power-down 1 entry 1. The earliest precharge power-down entry may occur is at T2, which is 1 × <sup>t</sup>CK after the Note: PRECHARGE command. Precharge power-down entry occurs prior to <sup>t</sup>RP (MIN) being satisfied.



FIGURE 70 - LOAD MODE COMMAND-TO-POWER-DOWN ENTRY

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)

# 


- Notes: 1. Valid address for LM command includes MR, EMR, EMR(2), and EMR(3) registers.
  - 2. All banks must be in the precharged state and  ${}^{\rm t}{\rm RP}$  met prior to issuing LM command.
  - 3. The earliest precharge power-down entry is at T3, which is after <sup>t</sup>MRD is satisfied.



#### PRECHARGE POWER DOWN CLOCK FREQUENCY CHANGE

When the DDR2 iMOD device is in PRECHARGE POWER DOWN mode, ODT must be turned off and CKE must be at a logic LOW level. A minimum of two differential clock cycles must pass after CKE goes LOW before clock frequency may change. The device input clock frequency is allowed to change only within minimum and maximum operating frequencies specified for the particular speed grade. During input lock frequency change, ODT and CKE must be held stable LOW levels. When the input clock frequency is changed, new stable clocks must be provided to the device before PRECHARGE POWER DOWN may be exited and DLL must be reset via MR after PRECHARGE POWER DOWN exit. Depending on the new clock frequency, additional LM commands might be required to adjust the CL, WR, AL and so forth.

Depending on the new clock frequency, and additional LM command might be required to appropriately set the WR-MR9, MR10 and MR11. During the DLL relock period of 200 cycles, ODT must remain off. After the DLL Lock time, the DDR2 is ready to operate with a new clock frequency.





L9D232M64SBG5 L9D232M72SBG5 L9D232M80SBG5 L9D264M64SBG5 L9D264M72SBG5 L9D264M80SBG5

2 - 5.0 Gb, DDR2, 32 M [64 M] x 64/72/80 Integrated Memory Module (IMOD)


#### **RESET**

The DDR2 applications may force a RESET state to the device anytime during normal operation. If an application or control block directs the DDR2 device or array to enter RESET condition, CKE is used to ensure the device resumes normal operation after re-initialization. All data will be lost during a RESET condition; however, the DDR2 iMOD will continue to operate properly if the following conditions outlined in this section are satisfied.

The RESET condition defined here assumes all supply voltages (all supply voltages and VREF) are stable and meet all DC specification guidelines, prior to, during and after the RESET operation. All other inputs of the device are a "Don't Care" during RESET with the exception of CKE.

If CKE drops LOW asynchronously during any valid operation, (including a READ or WRITE burst) the memory controller must satisfy the timing parameter <sup>1</sup>DELAY, before turning off the clocks. Stable clocks must exist at the CK, CK\ inputs of the DRAM before CKE is driven HIGH, at which time the normal initialization sequence must occur. The DDR2 device is now ready for normal operation after the initialization sequence. Figure 72 shows the proper sequence for a RESET operation.









#### **ODT TIMING**

Once a 12ns delay (IMOD) has been satisfied, and after the ODT function has been enabled via the EMR LOAD MODE command, ODT can be accessed under two timing categories. ODT will operate either in synchronous mode or asynchronous mode, depending on the state of CKE. ODT can switch anytime except during self REFRESH mode and a few clocks after being enabled via the EMR, as shown in Figure 73.

There are two timing categories for ODT, TURN ON and TURN OFF. During active mode (CKE HIGH) and fast exit POWER DOWN mode (any row of any bank open, CKE LOW, MR[12=0]), 'AOND, 'AON, 'AOFD and 'AOF timing parameters are applied, as shown in Figure 74.


During slow exit POWER DOWN mode and PRECHARGE POWER DOWN mode, tAONPD and tAOFPD timing parameters are applied, as shown in Figure 75.

ODT turn-off timing, prior to entering any POWER DOWN mode, is determined by the parameter <sup>t</sup>ANPD(MIN), as shown in Figure 76. At state T<sub>2</sub>, the ODT HIGH signal satisfies tANPD(MIN) prior to entering POWER DOWN mode at T5. When tANPD(MIN) is satisfied, tAOFD and tAOF timing parameters apply. Figure 76 also shows the example where †ANPD(MIN) is NOT satisfied, because ODT HIGH does not occur until state T3. When †ANPD(MIN) is NOT satisfied, <sup>t</sup>AONPD timing parameters apply.

ODT turn-on timing, prior to entering any POWER DOWN mode, is determined by the parameter <sup>t</sup>ANPD(MIN), as shown in Figure 77. At state T2, the ODT HIGH signal satisfies †ANPD(MIN) prior to entering POWER DOWN mode at T5. When †ANPD(MIN) is satisfied, †AOFD and †AOF timing parameters apply. Figure 77 also shows the example where †ANPD(MIN) is NOT satisfied because ODT HIGH does not occur until state T3. When †ANPD(MIN) is NOT satisfied, <sup>t</sup>AONPD timing parameters apply.

ODT turn-off timing after exiting any POWER DOWN mode is determined by the parameter <sup>t</sup>AXPD(MIN), as shown in Figure 78. At state Ta1, the ODT LOW signal satisfies fAXPD(MIN) after exiting POWER DOWN mode at stat T1. When fAXPD(MIN) is satisfied, fAOPD and fAOF timing parameters apply. Figure 78 also shows the example where tAXPD(MIN) is NOT satisfied because ODT LOW occurs at state Tao. When tAXPD(MIN) is NOT satisfied, tAOFPD timing parameters apply.


ODT turn-on timing after exiting either slow-exit POWER DOWN mode or PRECHARGE POWER DOWN mode is determined by the parameter tAXPD(MIN), as shown in Figure 79. At state Ta1, the ODT HIGH signal satisfies <sup>†</sup>AXPD(MIN) after exiting POWER DOWN mode at state T1. When <sup>†</sup>AXPD(MIN) is satisfied, tAOND and tAON timing parameters apply. Figure 79 also shows the example where tAXPD(MIN) is NOT satisfied because ODT HIGH occurs at Tao. When <sup>t</sup>AXPD(MIN) is NOT satisfied, <sup>t</sup>AONPD timing parameters apply.






#### MRS COMMAND TO ODT UPDATE DELAY


During normal operation, the value of the effective termination resistance can be changed with an EMRS set command. MOD(MAX) updates the RTT setting.




























# **List of Figures**

	SDRAM - DDR2 Pinout View	
Figure 2: I	Functional Block Diagram	10
Figure 3: [	DDR2 Part Numbers	21
Figure 4: S	Simplified State Diagram	23
Figure 5: I	Mechanical Drawing	24
Figure 6: S	Single Ended Input Signal Levels	33
Figure 7: [	Differential Input Signal Levels	35
Figure 8: [	Differential Output Signal Levels	36
Figure 9: (	Output Slew Rate Load	37
Figure 10:	Full Strength Pull Down Characteristics	38
Figure 11:	Full Strength Pull Up Characteristics	39
Figure 12:	Reduced Strength Pull Down Characteristics	40
Figure 13:	Reduced Strength Pull Up Characteristics	41
Figure 14:	Input Clamp Characteristics	42
Figure 15:	Overshoot Specifications	43
Figure 16:	Undershoot Specifications	43
Figure 17:	Nominal Slew Rate for <sup>t</sup> IS	47
Figure 18:	Tangent Line for tIS	47
Figure 19:	Nominal Slew Rate for <sup>t</sup> IH	48
Figure 20:	Tangent Line for til	48
	Nominal Slew Rate for <sup>t</sup> DS	
Figure 22:	Tangent Line for <sup>t</sup> DS	53
Figure 23:	Nominal Slew Rate for <sup>t</sup> DH	54
	Tangent Line for <sup>t</sup> DH	
Figure 25:	AC Input Test Signal Waveform Command/Address Balls	55
Figure 26:	AC Input Test Signal Waveform for Data with DQS, DQS# (Differential)	55
Figure 27:	AC Input Test Signal Waveform for Data with DQS (Single-Ended)	56
Figure 28:	AC Input Test Signal Waveform (Differential)	56
Figure 29:	MR Definitions	62
Figure 30:	CL	64
Figure 31:	EMR Definitions	65
Figure 32:	READ Latency	67
Figure 33:	WRITE Latency	67
Figure 34:		68
Figure 35:	EMR3 Definitions	69
Figure 36:	DDR2 Power-Up and Initialization	70
		71
	Multibank Activate Restriction	71
Figure 39:	READ Latency	73
Figure 40:	Consecutive READ Bursts	74
Figure 41:		75
Figure 42:	READ Interrupted by READ	76
		76
		77
		77
		79
Figure 47:	Bank Read - With Auto Precharge	80
Figure 48:	Data Output Timing - <sup>t</sup> DQSQ, <sup>t</sup> QH, and Data Valid Window	81



Figure 49:	Data Output Timing - <sup>t</sup> AC and <sup>t</sup> DQSCK	82
Figure 50:	Write Burst	83
Figure 51:	Consecutive WRITE-to-WRITE	84
	Nonconsecutive WRITE-to-WRITE	
Figure 53:	WRITE Interrupted by WRITE	85
	WRITE-to-READ	
Figure 55:	WRITE-to-PRECHARGE	87
Figure 56:	Bank Write - Without Auto Precharge	88
Figure 57:	Bank Write - With Auto Precharge	89
Figure 58:	WRITE - DM Operation	90
Figure 59:	Data Input Timing	91
Figure 60:	Refresh Mode	92
Figure 61:	Self Refresh	93
Figure 62:	Power-Down	95
Figure 63:	READ-to-Power-Down or Self Refresh Entry	97
Figure 64:	READ with Auto Precharge-to-Power-Down or Self Refresh Entry	97
Figure 65:	WRITE-to-Power-Down or Self Refresh Entry	98
Figure 66:	WRITE with Auto Precharge-to-Power-Down or Self Refresh Entry	98
Figure 67:	REFRESH Command-to-Power-Down Entry	99
Figure 68:	ACTIVATE Command-to-Power-Down Entry	99
Figure 69:	PRECHARGE Command-to-Power-Down Entry	100
Figure 70:	LOAD MODE Command-to-Power-Down Entry	101
Figure 71:	Input Clock Frequency Change During Precharge Power-Down Mode	102
Figure 72:	RESET Function	104
Figure 73:	ODT Timing for Entering and Exiting Power-Down Mode	105
Figure 74:	Timing for MRS Command to ODT Update Delay	106
Figure 75:	ODT Timing for Active or Fast-Exit Power-Down Mode	107
Figure 76:	ODT Timing for Slow-Exit or Precharge Power-Down Modes	108
	ODT Turn-Off Timings When Entering Power-Down Mode	109
Figure 78:	ODT Turn-On Timing When Entering Power-Down Mode	110
Figure 79:	ODT Turn-Off Timing When Exiting Power-Down Mode	111



# **List of Tables**

Table 1: P	Pin/Ball Locations and Descriptions	8
Table 2: A	<b>O</b>	20
Table 3: K	Key Parameters	20
Table 4: A	Absolute Maximum DC Ratings	25
	, o	25
Table 6: Ir	nput, Input/Output Capacitance	26
		26
		26
		27
Table 10:		28
Table 11:	ODT Electrical Characteristics	32
Table 12:		32
Table 13:		32
Table 14:	Differential Input Logic Level	34
Table 15:	Differential AC Output Parameters	36
		36
		37
Table 18:	Full Strength Pull-Down Current (mA)	38
Table 19:		39
Table 20:	Reduced Strength Pull-Down Current (mA)	40
Table 21:	Reduced Strength Pull-Up Current (mA)	41
		42
Table 23:		43
		43
Table 25:	AC Input Test Conditions	44
Table 26:	DDR2-400/533 Setup and Hold Time Derating Values (IS/IH)	45
Table 27:	DDR2-667/800 Setup and Hold Time Derating Values (IS/IH)	46
		49
		50
Table 30:	Single-Ended DQS Slew Rate Derating Values Using <sup>†</sup> DSB, <sup>†</sup> DHB	51
Table 31:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-667	51
Table 32:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-533	51
Table 33:	Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-400.	52
		57
Table 35:		58
		59
		60
		63
		78
		83
		96





Revision	Revision History				
Revision	Engineer	Issue Date	Description Of Change		
А	KHL	1/16/2012	INITIATE		
В	KHL	3/9/2012	Removed 'Preliminary Information' from heading		
С	KHL	5/21/2012	Changed Part Number. Added List of Tables and List of Figures		
D	Bill Volz	9/4/2013	Correction to Table 10: AC Timing Specifications Continued		
Е	Bill Volz	9/16/2013	Correction to Table 10 Notes		

LOGIC Devices Incorporated reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. LOGIC Devices does not assume any liability arising out of the application or use of any product or circuit described herein. In no event shall any liability exceed the product purchase price. LOGIC Devices believes the information contained herein is accurate, however it is not liable for inadvertent errors. Information subject to change without notice. LOGIC Devices assumes no liability for use of its products in mission critical or life support applications. Products of LOGIC Devices are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with LOGIC Devices. Furthermore, LOGIC Devices does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user.