

T-46-23-08

Description

The μPB100474A is a very high-speed 100K interface ECL RAM organized as 1,024 words by 4 bits and designed with noninverted, open emitter outputs and full voltage and temperature compensation. The device is packaged in a 24-pin cerdip or ceramic flatpack.

Features


- 1,024 word by 4-bit organization
- 100K ECL interface
- Full voltage and temperature compensation
- Open emitter outputs (noninverted)
- Fast access times
- 24-pin cerdip and flatpack packaging

Ordering Information

Part Number	Access Time (max)	Supply Current (min)	Package
μPB100474AD-5	5 ns	-250 mA	24-pin cerdip
AD-6	6 ns		
μPB100474ABH-5	5 ns	-250 mA	24-pin ceramic flatpack
ABH-6	6 ns		


Pin Configurations

24-Pin Cerdip



26d

24-Pin Ceramic Flatpack



μPB100474A

Pin Identification

Symbol	Function
A ₀ - A ₉	Address inputs
DI ₁ - DI ₄	Data inputs
DO ₁ - DO ₄	Data outputs
\overline{WE}	Write enable
\overline{CS}	Chip select
V _{CC}	Power supply (current switches and bias driver)
V _{CCA}	Power supply (output devices)
V _{EE}	-4.5-volt power supply
NC	No connection

Capacitance

T_A = 25°C; f = 1 MHz

Parameter	Symbol	Min	Typ	Max	Unit
Input capacitance	C _I		4		pF
Output capacitance	C _O		6		pF

Absolute Maximum Ratings

Supply voltage, V _{EE} to V _{CC}	-7.0 to +0.5 V
Input voltage, V _{IN}	V _{EE} to +0.5 V
Output current, I _{OUT}	-30 to +0.1 mA
Storage temperature, T _{STG}	-65 to +150°C
Storage temperature under bias, T _{STG} (Bias)	-55 to +125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.


Truth Table

Function	\overline{CS}	\overline{WE}	D _{IN}	Output
Not selected	H	X	X	L
Write 0	L	L	L	L
Write 1	L	L	H	L
Read	L	H	X	D _{OUT}

Notes:

(1) X = don't care.

Block Diagram



831H-5958B



μPB100474A

DC Characteristics

T_A = 0 to +85°C; V_{EE} = -4.5 V; output load = 50 Ω to -2.0 V; V_{CC} = V_{CCA} = 0 V

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Output voltage, high	V _{OH}	-1025		-880	mV	V _{IN} = V _{IH} (max) or V _{IL} (min)
Output voltage, low	V _{OL}	-1810		-1620	mV	V _{IN} = V _{IH} (max) or V _{IL} (min)
Output threshold voltage, high	V _{OHC}	-1035			mV	V _{IN} = V _{IH} (min) or V _{IL} (max)
Output threshold voltage, low	V _{OLC}			-1610	mV	V _{IN} = V _{IH} (min) or V _{IL} (max)
Input voltage, high	V _{IH}	-1165		-880	mV	
Input voltage, low	V _{IL}	-1810		-1475	mV	
Input current, high	I _{IH}			220	μA	V _{IN} = V _{IH} (max)
Input current, low	I _{IL}	0.5		170	μA	For \overline{CS} : V _{IN} = V _{IL} (min)
		-50			μA	For all others: V _{IN} = V _{IL} (min)
Supply current	I _{EE}	-250			mA	All inputs and outputs open

26d

Notes:

- (1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.

AC Characteristics

T_A = 0 to +85°C; V_{EE} = -4.5 V ±5%; output load = 50 Ω to -2.0 V; V_{CC} = V_{CCA} = 0 V

Parameter	Symbol	μPB100474A-5			μPB100474A-6			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
Read Operation									
Address access time	t _{AA}			5			6	ns	
Chip select access time	t _{ACS}			3			4	ns	
Chip select recovery time	t _{RCS}			3			4	ns	
Write Operation									
Write pulse width	t _W	5			6			ns	
Data setup time	t _{WSD}	1			1			ns	
Data hold time	t _{WHD}	1			1			ns	
Address setup time	t _{WSA}	1			1			ns	
Address hold time	t _{WHA}	1			1			ns	
Chip select setup time	t _{WSCS}	1			1			ns	
Chip select hold time	t _{WHCS}	1			1			ns	
Write disable time	t _{WS}			3			4	ns	
Write recovery time	t _{WR}			6			7	ns	
Rise and Fall Times									
Output rise time	t _R		2			2		ns	
Output fall time	t _F		2			2		ns	

Notes:

- (1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.
- (2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels = -1.7 to -0.9 V; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2 ns; input and output timing reference levels = 50%.

Figure 1. Loading Conditions Test Circuit






Figure 2. Input Pulse




Timing Waveforms

Chip Select Access Cycle



26d

Address Access Cycle



Write Cycle

