

Low Voltage Supervisory Circuits with Watchdog and Manual Reset in 5-Lead SOT-23

Data Sheet

ADM6823/ADM6824/ADM6825

FEATURES

Precision low voltage monitoring 9 reset threshold options: 1.58 V to 4.63 V 140 ms (minimum) reset timeout Watchdog timer with 1.6 sec timeout **Manual reset input** Reset output stages **Push-pull active-low** Open-drain active-low Push-pull active-high Low power consumption: 7 µA Guaranteed reset output valid to $V_{CC} = 1 \text{ V}$ Power supply glitch immunity Specified from -40°C to +125°C 5-lead SOT-23 package

APPLICATIONS

Microprocessor systems Computers **Controllers Intelligent instruments** Portable equipment

GENERAL DESCRIPTION

The ADM6823/ADM6824/ADM6825 are supervisory circuits that monitor power supply voltage levels and code execution integrity in microprocessor-based systems. As well as providing power-on reset signals, an on-chip watchdog timer can reset the microprocessor if it fails to strobe within a preset timeout period. A reset signal can also be asserted by means of an external push-button through a manual reset input. The parts feature different combinations of watchdog input and manual reset input and output stage configurations, as shown in Table 1. Each part is available in nine reset threshold options, ranging

from 1.58 V to 4.63 V. The reset and watchdog timeout periods are fixed at 140 ms (minimum) and 1.6 sec (typical), respectively.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The ADM6823/ADM6824/ADM6825 are available in 5-lead SOT-23 packages and typically consume only 7 µA, making them suitable for use in low power, portable applications.

Table 1. Selection Table

| | Watchdog | Manual | Output Stage | | |
|----------|----------|--------|--------------|-----------|--|
| Part No. | Timer | Reset | RESET | RESET | |
| ADM6823 | Yes | Yes | Push-Pull | | |
| ADM6824 | Yes | | Push-Pull | Push-Pull | |
| ADM6825 | | Yes | Push-Pull | Push-Pull | |

Trademarks and registered trademarks are the property of their respective owners.

ADM6823/ADM6824/ADM6825

Data Sheet

TABLE OF CONTENTS

6/05—Revision 0: Initial Version

| Applications1 |
|---|
| Functional Block Diagram |
| General Description1 |
| Revision History |
| Specifications |
| Absolute Maximum Ratings |
| ESD Caution5 |
| Pin Configuration and Function Descriptions6 |
| Typical Performance Characteristics |
| Theory of Operation9 |
| invery of exercises |
| Theory of operation |
| REVISION HISTORY |
| |
| REVISION HISTORY |
| REVISION HISTORY 2/13—Rev. A to Rev. B Updated Outline Dimensions |

| Reset Output | |
|---|----|
| Manual Reset Input | |
| Watchdog Input | 9 |
| Application Information | 10 |
| Watchdog Input Current | 10 |
| Negative-Going V _{CC} Transients | 10 |
| Ensuring Reset Valid to V _{CC} = 0 V | 10 |
| Watchdog Software Considerations | 10 |
| Outline Dimensions | 1 |
| Ordering Guide | 12 |

SPECIFICATIONS

 $V_{\text{CC}} = 4.5 \text{ V to } 5.5 \text{ V for ADM682xL/ADM682xM; } V_{\text{CC}} = 2.7 \text{ V to } 3.6 \text{ V for ADM682xT/ADM682xS/ADM682xR; } V_{\text{CC}} = 2.1 \text{ V to } 2.75 \text{ V for ADM682xY; } V_{\text{CC}} = 1.53 \text{ V to } 2.0 \text{ V for ADM682xW/ADM682xV; } T_{\text{A}} = -40^{\circ}\text{C to } +125^{\circ}\text{C, unless otherwise noted.}$

Table 2.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|-----------------------|-------------------|---------------------|--------|---|
| SUPPLY | | | | | |
| V _{CC} Operating Voltage Range | 1 | | 5.5 | V | |
| Supply Current | | 10 | 20 | μΑ | WDI and \overline{MR} unconnected, $V_{CC} = 5.5 \text{ V}$ |
| | | 7 | 16 | μΑ | WDI and \overline{MR} unconnected, $V_{CC} = 3.6 \text{ V}$ |
| RESET THRESHOLD VOLTAGE | | | | | |
| ADM682xL | 4.50 | 4.63 | 4.75 | V | |
| ADM682xM | 4.25 | 4.38 | 4.50 | V | |
| ADM682xT | 3.00 | 3.08 | 3.15 | V | |
| ADM682xS | 2.85 | 2.93 | 3.00 | V | |
| ADM682xR | 2.55 | 2.63 | 2.70 | V | |
| ADM682xZ | 2.25 | 2.32 | 2.38 | V | |
| ADM682xY | 2.12 | 2.19 | 2.25 | V | |
| ADM682xW | 1.62 | 1.67 | 1.71 | V | |
| ADM682xV | 1.52 | 1.58 | 1.62 | V | |
| RESET THRESHOLD TEMPERATURE COEFFICIENT | | 60 | | ppm/°C | |
| RESET THRESHOLD HYSTERESIS | | $2 \times V_{TH}$ | | mV | |
| V _{CC} TO RESET DELAY | | 20 | | μs | $V_{TH} - V_{CC} = 100 \text{ mV}$ |
| RESET TIMEOUT PERIOD | 140 | 200 | 280 | ms | |
| RESET OUTPUT VOLTAGE | | | | | |
| V _{OL} (Push-Pull or Open-Drain) | | | 0.3 | V | $V_{CC} \ge 1 \text{ V}, I_{SINK} = 50 \mu\text{A}$ |
| од (с вой с ви от в рай в с вий) | | | 0.3 | V | $V_{CC} \ge 1.2 \text{ V, } I_{SINK} = 100 \mu\text{A}$ |
| | | | 0.3 | V | $V_{CC} \ge 2.55 \text{ V}, I_{SINK} = 1.2 \text{ mA}$ |
| | | | 0.4 | V | $V_{CC} \ge 4.25 \text{ V}, I_{SINK} = 3.2 \text{ mA}$ |
| V _{OH} (Push-Pull Only) | $0.8 \times V_{CC}$ | | | V | $V_{CC} \ge 1.8 \text{ V}, I_{SOURCE} = 200 \mu\text{A}$ |
| 1311 (1 2011 1 2111) | $0.8 \times V_{CC}$ | | | V | $V_{CC} \ge 3.15 \text{ V, Isource} = 500 \mu\text{A}$ |
| | $0.8 \times V_{CC}$ | | | V | $V_{CC} \ge 4.75 \text{ V}, I_{SOURCE} = 800 \mu\text{A}$ |
| RESET OUTPUT LEAKAGE CURRENT (OPEN- DRAIN ONLY) | | | 1 | μΑ | RESET not asserted |
| RESET OUTPUT VOLTAGE (PUSH-PULL ONLY) | | | | | |
| Voh | 0.8 × V _{CC} | | | V | $V_{CC} \ge 1 \text{ V, I}_{SOURCE} = 1 \mu\text{A}$ |
| 3011 | 0.8 × Vcc | | | V | $V_{CC} \ge 1.5 \text{ V, Isource} = 100 \mu\text{A}$ |
| | $0.8 \times V_{CC}$ | | | V | $V_{CC} \ge 2.55 \text{ V, } I_{SOURCE} = 500 \mu\text{A}$ |
| | 0.8 × Vcc | | | V | $V_{CC} \ge 4.25 \text{ V, Isource} = 800 \mu\text{A}$ |
| V_{OL} | | | 0.3 | V | $V_{CC} \ge 1.8 \text{ V}, I_{SINK} = 500 \mu\text{A}$ |
| • 61 | | | 0.3 | V | $V_{CC} \ge 3.15 \text{ V, } I_{SINK} = 1.2 \text{ mA}$ |
| | | | 0.4 | V | $V_{CC} \ge 4.75 \text{ V, } I_{SINK} = 3.2 \text{ mA}$ |
| MANUAL RESET INPUT (ADM6823/ADM6825) | | | | - | Tee I III I I I I I I I I I I I I I I I |
| MR Input Threshold | | | | | |
| VIL | | | $0.3 \times V_{CC}$ | V | |
| ViH | 0.7 × V _{CC} | | 0.5 / VCC | v | |
| MR Input Pulse Width | 1 | | | μs | |
| MR Glitch Rejection | ' | 100 | | ns | |
| MR to Reset Delay | | 200 | | | |
| • | 25 | | 75 | ns | |
| MR Pull-Up Resistance | 25 | 50 | 75 | kΩ | |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|----------------------------------|-----------------------|-----|---------------------|------|--------------------------|
| WATCHDOG INPUT (ADM6823/ADM6824) | | | | | |
| Watchdog Timeout Period | 1.12 | 1.6 | 2.40 | sec | |
| WDI Pulse Width | 50 | | | ns | |
| WDI Input Threshold | | | | | |
| V_{IL} | | | $0.3 \times V_{CC}$ | V | |
| V _{IH} | 0.7 × V _{CC} | | | V | |
| WDI Input Current | | 120 | 160 | μΑ | $V_{WDI} = V_{CC}$ |
| | -20 | -15 | | μΑ | $V_{WDI} = 0$ |

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

| Parameter | Rating |
|---------------------------------|-----------------|
| V _{cc} | −0.3 V to +6 V |
| Output Current (RESET, RESET) | 20 mA |
| Operating Temperature Range | -40°C to +125°C |
| Storage Temperature Range | −65°C to +150°C |
| θ_{JA} Thermal Impedance | 170°C/W |
| Soldering Temperature | |
| Sn/Pb | 240°C, 30 sec |
| RoHS Compliant | 260°C, 40 sec |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

ADM6823/ADM6824/ADM6825

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. ADM6823 Pin Configuration




Figure 3. ADM6824 Pin Configuration




Figure 4. ADM6825 Pin Configuration

Table 4. Pin Function Descriptions

| | Pin No | | | |
|---------|---------|---------|----------|---|
| ADM6823 | ADM6824 | ADM6825 | Mnemonic | Description |
| 1 | 1 | 1 | RESET | Active-Low Reset Output. Asserted whenever V _{CC} is below the reset threshold, V _{TH} . |
| | | | | Push-Pull Output Stage for the ADM6823/ADM6824/ADM6825. |
| 2 | 2 | 2 | GND | Ground. |
| 3 | | | MR | Manual Reset Input. This is an active-low input, which, when forced low for at least 1 μ s, generates a reset. It features a 50 k Ω internal pull-up. |
| | 3 | 3 | RESET | Active-High Push-Pull Reset Output. |
| 4 | 4 | | WDI | Watchdog Input. Generates a reset if the voltage on the pin remains low or high for the duration of the watchdog timeout. The timer is cleared if a logic transition occurs on this pin or if a reset is generated. |
| | | 4 | MR | Manual Reset Input. |
| 5 | 5 | 5 | Vcc | Power Supply Voltage Being Monitored. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Supply Current vs. Temperature




Figure 6. Normalized RESET Timeout Period vs. Temperature




Figure 7. Vcc to RESET Output Delay vs. Temperature




Figure 8. Normalized Watchdog Timeout Period vs. Temperature




Figure 9. Normalized RESET Threshold vs. Temperature




Figure 10. Maximum Vcc Transient Duration vs. RESET Threshold Overdrive




Figure 11. Voltage Output Low vs. Isink




Figure 12. Voltage Output High vs. Isource

THEORY OF OPERATION

The ADM6823/ADM6824/ADM6825 provide microprocessor supply voltage supervision by controlling the microprocessor's reset input. Code execution errors are avoided during powerup, power-down, and brownout conditions by asserting a reset signal when the supply voltage is below a preset threshold. In addition, the ADM6823/ADM6824/ADM6825 allow supply voltage stabilization with a fixed timeout before the reset deasserts after the supply voltage rises above the threshold.

Problems with microprocessor code execution can be monitored and corrected with a watchdog timer (ADM6823/ADM6824). When watchdog strobe instructions are included in microprocessor code, a watchdog timer detects if the microprocessor code breaks down or becomes stuck in an infinite loop. If this happens, the watchdog timer asserts a reset pulse, which restarts the microprocessor in a known state.

If the user detects a problem with the system's operation, a manual reset input is available (ADM6823/ADM6825) to reset the microprocessor by means of an external push-button, for example.

RESET OUTPUT

The ADM6823 features an active-low push-pull output. The ADM6824/ADM6825 feature dual active-low and active-high push-pull reset outputs. For active-low and active-high outputs, the reset signal is guaranteed to be logic low and logic high, respectively, for $V_{\rm CC}$ down to 1 V.

The reset output is asserted when V_{CC} is below the reset threshold (V_{TH}), when \overline{MR} is driven low, or when WDI is not serviced within the watchdog timeout period (t_{WD}). Reset remains asserted for the duration of the reset active timeout period (t_{RP}) after V_{CC} rises above the reset threshold, after \overline{MR} transitions from low to high, or after the watchdog timer times out. Figure 13 shows the reset outputs.




Figure 13. Reset Timing Diagram

MANUAL RESET INPUT

The ADM6823/ADM6825 feature a manual reset input (MR), which, when driven low, asserts the reset output. When \overline{MR} transitions from low to high, reset remains asserted for the duration of the reset active timeout period before deasserting. The \overline{MR} input has a 50 k Ω internal pull-up so that the input is always high when unconnected. An external push-button switch can be connected between \overline{MR} and ground so that the user can generate a reset. Debounce circuitry is integrated on-chip for this purpose. Noise immunity is provided on the \overline{MR} input, and fast, negative-going transients of up to 100 ns (typical) are ignored. A 0.1 μF capacitor between \overline{MR} and ground provides additional noise immunity.

WATCHDOG INPUT

The ADM6823/ADM6824 feature a watchdog timer, which monitors microprocessor activity. A timer circuit is cleared with every low-to-high or high-to-low logic transition on the watchdog input pin (WDI), which detects pulses as short as 50 ns. If the timer counts through the preset watchdog timeout period ($t_{\rm WD}$), reset is asserted. The microprocessor is required to toggle the WDI pin to avoid being reset. Failure of the microprocessor to toggle WDI within the timeout period therefore indicates a code execution error, and the reset pulse generated restarts the microprocessor in a known state.

In addition to logic transitions on WDI, the watchdog timer is also cleared by a reset assertion due to an undervoltage condition on $V_{\rm CC}$ or \overline{MR} being pulled low. When reset is asserted, the watchdog timer is cleared and does not begin counting again until reset deassserts. The watchdog timer can be disabled by leaving WDI floating or by three-stating the WDI driver.




Figure 14. Watchdog Timing Diagram

APPLICATION INFORMATION WATCHDOG INPUT CURRENT

To minimize watchdog input current (and minimize overall power consumption), leave WDI low for the majority of the watchdog timeout period. When driven high, WDI can draw as much as 160 $\mu A.$ Pulsing WDI low-high-low at a low duty cycle reduces the effect of the large input current. When WDI is unconnected, a window comparator disconnects the watchdog timer from the reset output circuitry so that reset is not asserted when the watchdog timer times out.

NEGATIVE-GOING V_{CC} TRANSIENTS

To avoid unnecessary resets caused by fast power supply transients, the ADM6823/ADM6824/ADM6825 are equipped with glitch rejection circuitry. The typical performance characteristic in Figure 10 plots $V_{\rm CC}$ transient duration vs. the transient magnitude. The curves show combinations of transient magnitude and duration for which a reset is not generated for the 4.63 V and 2.93 V reset threshold parts. For example, with the 2.93 V threshold, a transient that goes 100 mV below the threshold and lasts 8 μs typically does not cause a reset, but if the transient is any bigger in magnitude or duration, a reset is generated. An optional 0.1 μF bypass capacitor mounted close to $V_{\rm CC}$ provides additional glitch rejection.

ENSURING RESET VALID TO $V_{cc} = 0 V$

Both active-low and active-high reset outputs are guaranteed to be valid for $V_{\rm CC}$ as low as 1 V. However, by using an external resistor with push-pull configured reset outputs, valid outputs for $V_{\rm CC}$ as low as 0 V are possible. For an active-low reset output, a resistor connected between \overline{RESET} and ground pulls the output low when it is unable to sink current. For the active-high case, a resistor connected between RESET and $V_{\rm CC}$ pulls the output high when it is unable to source current. A large resistance such as 100 k Ω should be used so that it does not overload the reset output when $V_{\rm CC}$ is above 1 V.




Figure 15. Ensuring Reset Valid to $V_{CC} = 0 V$

WATCHDOG SOFTWARE CONSIDERATIONS

In implementing the microprocessor's watchdog strobe code, quickly switching WDI low-high and then high-low (minimizing WDI high time) is desirable for current consumption reasons. However, a more effective way of using the watchdog function can be considered.

A low-high-low WDI pulse within a given subroutine prevents the watchdog from timing out. However, if the subroutine becomes stuck in an infinite loop, the watchdog could not detect this because the subroutine continues to toggle WDI. A more effective coding scheme for detecting this error involves using a slightly longer watchdog timeout. In the program that calls the subroutine, WDI is set high. The subroutine sets WDI low when it is called. If the program executes without error, WDI is toggled high and low with every loop of the program. If the subroutine enters an infinite loop, WDI is kept low, the watchdog times out, and the microprocessor is reset.




Figure 16. Watchdog Flow Diagram





Figure 17. Typical Application Circuit

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178-AA

Figure 18. 5-Lead Small Outline Transistor Package [SOT-23] (RJ-5) Dimensions shown in millimeters




Figure 19. Ordering Code Structure

ORDERING GUIDE

| Model ^{1, 2} | Reset Threshold (V) | Reset Timeout (ms) | Temperature Range | Quantity | Package Description | Package Option | Branding |
|-----------------------|------------------------|-----------------------|----------------------|----------|------------------------|-------------------|----------|
| ADM6823RYRJZ-RL7 | 2.63 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6823SYRJ-R7 | 2.93 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0C |
| ADM6823SYRJZ-RL7 | 2.93 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6823TYRJ-R7 | 3.08 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0C |
| ADM6823TYRJZ-RL7 | 3.08 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6823VYRJZ-RL7 | 1.58 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6823WYRJZ-RL7 | 1.67 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6823ZYRJZ-RL7 | 2.32 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0Q |
| ADM6824TYRJZ-R7 | 3.08 | 140 | -40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0D |
| ADM6825TYRJZ-R7 | 3.08 | 140 | −40°C to +125°C | 3k | 5-Lead SOT-23 | RJ-5 | N0E |

¹ Z = RoHS Compliant Part.

² If ordering nonstandard models, complete the ordering code shown in Figure 19 by inserting the part number and reset threshold suffixes. Contact Sales for availability of nonstandard models.