

Dual N-channel 60 V, 35 mΩ typ., 6.5 A STripFET™ III Power MOSFET in PowerFLAT™ 5x6 double island package

Datasheet — production data

Features

| Order code | V _{DSS} | R _{DS(on)} max | I _D |
|------------|------------------|-------------------------|----------------------|
| STL7DN6LF3 | 60 V | < 43 mΩ | 6.5 A ⁽¹⁾ |

1. The value is rated according to R_{thj-pcb}

- Logic level V_{GS(th)}
- 175 °C junction temperature
- 100% avalanche rated

Applications

- Switching applications
- Automotive

Description

This device is a dual N-channel enhancement mode Power MOSFET produced using STMicroelectronics' STripFET™ III technology, which is specifically designed to minimize on-resistance and gate charge to provide superior switching performance.




Figure 1. Internal schematic diagram




Table 1. Device summary

| Order code | Marking | Package | Packaging |
|------------|---------|------------------------------|---------------|
| STL7DN6LF3 | 7DN6LF3 | PowerFLAT™ 5x6 double island | Tape and reel |

Contents

| | | |
|----------|-------------------------------------|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves) | 6 |
| 3 | Test circuits | 8 |
| 4 | Package mechanical data | 9 |
| 5 | Revision history | 13 |

1 Electrical ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|--------------------|---|------------|------------------|
| V_{DS} | Drain-source voltage | 60 | V |
| V_{GS} | Gate-source voltage | ± 20 | V |
| $I_D^{(1),(2)}$ | Drain current (continuous) at $T_C = 25^\circ\text{C}$ | 20 | A |
| I_D | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 16 | A |
| $I_D^{(4)}$ | Drain current (continuous) at $T_{pcb} = 25^\circ\text{C}$ | 6.5 | A |
| $I_D^{(4)}$ | Drain current (continuous) at $T_{pcb} = 100^\circ\text{C}$ | 4.6 | A |
| $I_{DM}^{(3),(4)}$ | Drain current (pulsed) | 26 | A |
| P_{TOT} | Total dissipation at $T_C = 25^\circ\text{C}$ | 52 | W |
| $P_{TOT}^{(4)}$ | Total dissipation at $T_{pcb} = 25^\circ\text{C}$ | 4.3 | W |
| I_{AV} | Not-repetitive avalanche current | 6.5 | A |
| $E_{AS}^{(5)}$ | Single pulse avalanche energy | 190 | mJ |
| T_J T_{stg} | Operating junction temperature Storage temperature | -55 to 175 | $^\circ\text{C}$ |

1. Specified by design. Not subject to production test.
2. Current is limited by bonding, with an $R_{thJC} = 2.9 \text{ }^\circ\text{C/W}$ the chip is able to carry 22 A at 25°C .
3. Pulse width limited by safe operating area
4. When mounted on FR-4 board of 1inch², 2oz Cu, $t < 10$ sec
5. Starting $T_J = 25^\circ\text{C}$, $I_D = 8$ A, $V_{DD} = 25$ V, per channel, 100% tested.

Table 3. Thermal resistance

| Symbol | Parameter | Value | Unit |
|---------------------|----------------------------------|-------|--------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 2.9 | $^\circ\text{C/W}$ |
| $R_{thj-pcb}^{(1)}$ | Thermal resistance junction-pcb | 35 | $^\circ\text{C/W}$ |

1. When mounted on FR-4 board of 1inch², 2oz Cu, $t < 10$ sec

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------------|--|---|------|----------|-----------|--------------------------------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage ($V_{GS} = 0$) | $I_D = 250 \mu\text{A}$ | 60 | | | V |
| I_{DSS} | Zero gate voltage drain current ($V_{GS} = 0$) | $V_{DS} = 60 \text{ V}$ | | | 1 | μA |
| I_{GSS} | Gate body leakage current ($V_{DS} = 0$) | $V_{GS} = \pm 20 \text{ V}$ | | | ± 100 | nA |
| $V_{GS(\text{th})}$ | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ | 1 | | 3 | V |
| $R_{DS(\text{on})}$ | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 3 \text{ A}$ $V_{GS} = 5 \text{ V}, I_D = 3 \text{ A}$ | | 35 48 | 43 60 | $\text{m}\Omega$ $\text{m}\Omega$ |

Table 5. Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------|------------------------------|--|------|------|------|----------|
| C_{iss} | Input capacitance | | | 432 | | pF |
| C_{oss} | Output capacitance | $V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$ | - | 93 | - | pF |
| C_{rss} | Reverse transfer capacitance | | | 10.5 | | pF |
| Q_g | Total gate charge | $V_{DD} = 30 \text{ V}, I_D = 6.5 \text{ A}$ | - | 8.8 | | nC |
| Q_{gs} | Gate-source charge | $V_{GS} = 10 \text{ V}$ | - | 2.1 | - | nC |
| Q_{gd} | Gate-drain charge | Figure 13 | | 1.9 | | nC |
| R_G | Intrinsic gate resistance | $f = 1 \text{ MHz}$ open drain | - | 6.3 | - | Ω |

Table 6. Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| $t_{d(\text{on})}$ | Turn-on delay time | | | TBD | | ns |
| t_r | Rise time | | | TBD | | ns |
| $t_{d(\text{off})}$ | Turn-off delay time | $V_{DD} = \text{TBD}, I_D = 3 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ | - | TBD | - | ns |
| t_f | Fall time | Figure 12 | | TBD | | ns |

Table 7. Source drain diode

| Symbol | Parameter | Test conditions | Min | Typ. | Max | Unit |
|-----------------------------------|--|---|------------|--------------------|------------|---------------|
| I_{SD} | Source-drain current | | - | | 6.5 | A |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | 26 | A |
| $V_{SD}^{(2)}$ | Forward on voltage | $I_{SD} = 6.5 \text{ A}, V_{GS}=0$ | - | | 1.3 | V |
| t_{rr} Q_{rr} I_{RRM} | Reverse recovery time Reverse recovery charge Reverse recovery current | $I_{SD} = 6.5 \text{ A},$ $di/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD}=6.5 \text{ V}, T_j=150 \text{ }^\circ\text{C}$ | - | 24 23.3 1.94 | | ns nC A |

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration= 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics



Figure 6. Normalized V_{DS} vs temperature

Figure 7. Static drain-source on-resistance








Figure 8. Gate charge vs gate-source voltage**Figure 9. Capacitance variations****Figure 10. Normalized gate threshold voltage vs temperature****Figure 11. Normalized on-resistance vs temperature**

3 Test circuits

Figure 12. Switching times test circuit for resistive load




Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 15. Unclamped inductive load test circuit




Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform




4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 8. PowerFLAT™ 5x6 double island (ribbon) type B mechanical data

| Ref. | Dimensions (mm) | | |
|------|-----------------|------|-------|
| | Min. | Typ. | Max. |
| A | 0.80 | | 1.00 |
| A1 | 0.02 | | 0.05 |
| A2 | | 0.25 | |
| b | 0.30 | | 0.50 |
| D | 5.00 | 5.20 | 5.40 |
| E | 5.95 | 6.15 | 6.35 |
| D2 | 1.68 | | 1.88 |
| E2 | 3.50 | | 3.70 |
| D3 | 1.68 | | 1.88 |
| E3 | 3.50 | | 3.70 |
| E4 | 0.55 | | 0.75 |
| e | | 1.27 | |
| L | 0.60 | | 0.80 |
| K | 1.275 | | 1.575 |

Figure 18. PowerFLAT™ 5x6 double island (ribbon) type B drawing

**Figure 19. PowerFLAT™ 5x6 double island (ribbon) recommended footprint
(dimensions are in mm)**



5 Revision history

Table 9. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 28-Mar-2012 | 1 | First release. |
| 19-Jun-2012 | 2 | <i>Section 2.1: Electrical characteristics (curves)</i> has been added. Updated <i>Section 4: Package mechanical data</i> and tile on the coverpage. |
| 26-Jun-2012 | 3 | Document status promoted from preliminary to production data. |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com