C

Т

S



Ρ

R

0

D

U

C

## MSM30R/32R/92R 0.5µm Sea Of Gates and Customer Structured Arrays

August 2002

# **Oki Semiconductor**

#### **CONTENTS**

| Description                          |     |
|--------------------------------------|-----|
| Features                             |     |
| Tettures                             |     |
| MSM30R/32R/92R Family Listing        | 2   |
|                                      |     |
| Array Architecture                   | 3   |
| MSM92R000 CSA Layout Methodology     | 3   |
| Electrical Characteristics           | 5   |
| Macro Library                        | 10  |
| Macrocells for Driving Clock Trees   | 11  |
| Oki Advanced Design Center Cad Tools | 1 2 |
| Design Process                       | 13  |
| Automatic Test Pattern Generation    | 14  |
| Floorplanning Design Flow            |     |
| IEEE JTAG Boundary Scan Support      |     |
| Package Options                      | 16  |

# **Oki Semiconductor**

## MSM30R/32R/92R

#### Second-Generation 0.5µm Sea of Gates and Customer Structured Arrays

#### DESCRIPTION

Oki's second-generation  $0.5\mu m$  ASIC products are available in both Sea Of Gates (SOG) and Customer Structured Array (CSA) architectures. The MSM30R Series, MSM32R Series, and MSM92R Series all offer increased density over their first-generation counterparts, as well as 3-V I/O buffers that are 5-V tolerant. Both the SOG-based MSM30R Series and the CSA-based MSM92R Series use a three-layer metal process on  $0.5\mu m$  drawn ( $0.4\mu m$  L-effective) CMOS technology. The SOG-based MSM32R Series uses the same SOG base-array architecture as the MSM30R Series, but offers two metal layers instead of three. The semiconductor process is adapted from Oki's production-proven 16-Mbit DRAM manufacturing process.

The second-generation  $0.5\mu m$  family retains the high speed and low power of Oki's first-generation  $0.5\mu m$  MSM13R/12R/98R family. The second-generation  $0.5\mu m$  family also shares the same die sizes for arrays with corresponding I/O counts, but the second-generation arrays can contain up to 60% more gates than their first-generation counterparts. The second-generation family is optimized for 3-V core operation, with optimized 3-V I/O buffers and 3-V I/O buffers that are 5-V tolerant, whereas the first-generation family offers separate I/O buffers for mixed 3-V and 5-V operation. Oki's first-generation and second-generation  $0.5\mu m$  families together offer an unusually flexible mixed-voltage ASIC capability.

The 3-layer-metal MSM30R SOG Series contains 8 array bases, offering up to 448 I/O pads and over 600K raw gates. The 2-layer metal MSM32R SOG Series contains five array bases, offering up to 320 I/O pads and over 300K raw gates. These SOG array sizes are designed to fit the most popular Quad Flat Pack (QFP) and Plastic Ball Grid Array (PBGA) packages. The MSM30R and MSM32R Series' SOG architecture allows rapid prototyping turnaround times, additionally offering the most cost-effective solution for pad-limited circuits (particularly the 2-layer metal MSM32R Series).

The 3-layer-metal MSM92R CSA Series contains 36 array bases, offering a wider span of gate and I/O counts than SOG Series. Oki uses the EPOCH memory compiler from Cascade Design Automation to generate optimized single- and dual-port RAM macrocells for CSA designs. As such, the MSM92R Series is suited to memory-intensive ASICs and high-volume designs where fine tuning of package size produces significant cost or real-estate savings.

#### **FEATURES**

- 0.5µm drawn two and three-layer metal CMOS
- Optimized 3.3-V core
- Optimized 3-V I/O and 3-V I/O that is 5-V tolerant
- SOG and CSA architecture availability
- 120-ps typical gate propagation delay (for a 2-input 4x-drive NAND gate with a fan-out of 2 and 0mm of wire, operating at 3.3 V)
- · Up to 1.2M raw gates and 624 pads
- $\bullet$  User-configurable I/O with VSS, VDD, TTL, 3-state, and 1 mA  $\sim$  24 mA options
- Slew-rate-controlled outputs for low-radiated noise

- Clock tree cells with ≤ 0.5-ns clock skew, worst-case (fan-out ≥ 9000 at 75 MHz)
- User-configurable single and dual-port memories
- Specialized macrocells, including phase-locked loop, GTL, PECL, and PCI cells
- Floorplanning for front-end simulation, back-end layout controls, and link to synthesis
- JTAG boundary scan and scan-path ATPG
- Support for popular CAE systems, including Cadence, IKOS, Mentor Graphics, Synopsys, Viewlogic, and Zycad

#### MSM30R/32R/92R FAMILY LISTING

| CSA Part# | CSA Master# | SOG Part#  | I/O Pads | Raw Gates | Rows [1] | Columns | Usable Gates [2] |
|-----------|-------------|------------|----------|-----------|----------|---------|------------------|
| MSM92RB01 | B92R020X020 | _          | 80       | 14,688    | 72       | 204     | 11,750           |
| MSM92RB02 | B92R024X024 | _          | 96       | 22,784    | 89       | 256     | 18,227           |
| MSM92RB03 | B92R026X026 | MSM30R0020 | 104      | 27,440    | 98       | 280     | 21,952           |
| MSM92RB04 | B92R030X030 | _          | 120      | 37,720    | 115      | 328     | 30,176           |
| MSM92RB05 | B92R032X032 | _          | 128      | 43,296    | 123      | 352     | 34,637           |
|           | _           | MSM32R0050 | 144      | 56,000    | 140      | 400     | 26,880           |
| MSM92RB06 | B92R036X036 | MSM30R0050 | 144      | 56,000    | 140      | 400     | 42,000           |
| MSM92RB07 | B92R038X038 | _          | 152      | 63,176    | 149      | 424     | 47,382           |
| MSM92RB08 | B92R040X040 | _          | 160      | 70,336    | 157      | 448     | 52,752           |
| MSM92RB09 | B92R042X042 | _          | 168      | 78,352    | 166      | 472     | 58,764           |
| _         | _           | MSM32R0080 | 176      | 86,304    | 174      | 496     | 38,837           |
| MSM92RB10 | B92R044X044 | MSM30R0080 | 176      | 86,304    | 174      | 496     | 60,413           |
| MSM92RB11 | B92R048X048 | _          | 192      | 103,904   | 191      | 544     | 72,733           |
| MSM92RB12 | B92R050X050 | _          | 200      | 114,400   | 200      | 572     | 80,080           |
| _         | _           | MSM32R0120 | 208      | 123,968   | 208      | 596     | 49,587           |
| MSM92RB13 | B92R052X052 | MSM30R0120 | 208      | 123,968   | 208      | 596     | 86,778           |
| MSM92RB14 | B92R056X056 | _          | 224      | 144,900   | 225      | 644     | 101,430          |
| MSM92RB15 | B92R060X060 | _          | 240      | 167,464   | 242      | 692     | 117,225          |
| _         | _           | MSM32R0190 | 256      | 191,660   | 259      | 740     | 72,831           |
| MSM92RB16 | B92R064X064 | MSM30R0190 | 256      | 191,660   | 259      | 740     | 126,496          |
| MSM92RB17 | B92R068X068 | _          | 272      | 217,488   | 276      | 788     | 143,542          |
| MSM92RB18 | B92R072X072 | _          | 288      | 244,948   | 293      | 836     | 161,666          |
| MSM92RB19 | B92R076X076 | _          | 304      | 274,040   | 310      | 884     | 180,866          |
| _         | _           | MSM32R0300 | 320      | 306,072   | 327      | 936     | 110,186          |
| MSM92RB20 | B92R080X080 | MSM30R0300 | 320      | 306,072   | 327      | 936     | 195,886          |
| MSM92RB21 | B92R084X084 | _          | 336      | 338,496   | 344      | 984     | 216,637          |
| MSM92RB22 | B92R088X088 | _          | 352      | 372,552   | 361      | 1032    | 238,433          |
| MSM92RB23 | B92R092X092 | _          | 368      | 408,240   | 378      | 1080    | 261,274          |
| MSM92RB24 | B92R096X096 | MSM30R0440 | 384      | 445,560   | 395      | 1128    | 276,247          |
| MSM92RB25 | B92R100X100 | _          | 400      | 484,512   | 412      | 1176    | 300,397          |
| MSM92RB26 | B92R104X104 | _          | 416      | 525,096   | 429      | 1224    | 325,560          |
| MSM92RB27 | B92R108X108 | _          | 432      | 569,096   | 446      | 1276    | 352,840          |
| MSM92RB28 | B92R112X112 | _          | 448      | 613,012   | 463      | 1324    | 367,807          |
| MSM92RB29 | B92R118X118 | _          | 472      | 682,644   | 489      | 1396    | 409,586          |
| MSM92RB30 | B92R122X122 | _          | 488      | 730,664   | 506      | 1444    | 438,398          |
| MSM92RB31 | B92R126X126 | _          | 504      | 780,316   | 523      | 1492    | 468,190          |
| MSM92RB32 | B92R132X132 | _          | 528      | 857,072   | 548      | 1564    | 514,243          |
| MSM92RB33 | B92R138X138 |            | 552      | 941,360   | 574      | 1640    | 564,816          |
| MSM92RB34 | B92R144X144 | _          | 576      | 1,025,488 | 599      | 1712    | 615,293          |
| MSM92RB35 | B92R150X150 | _          | 600      | 1,115,000 | 625      | 1784    | 669,000          |
| MSM92RB36 | B92R156X156 | _          | 624      | 1,206,400 | 650      | 1856    | 723,840          |

<sup>1.</sup> Row and column numbers are used to evaluate the number and size of mega macrocells that may be included into each array.

<sup>2.</sup> Usable gate count is design dependent and varies based upon the number of fan-outs per net, internal busses, floor plan, RAM/ROM blocks, etc.

#### **ARRAY ARCHITECTURE**

The primary components of a 0.5µm MSM30R/32R/92R circuit include:

- I/O base cells
- Configurable I/O pads for  $V_{DD}$ ,  $V_{SS}$ , or I/O (optimized 3-V I/O and 3-V I/O that is 5-V tolerant)
- V<sub>DD</sub> and V<sub>SS</sub> pads dedicated to wafer probing
- Separate power bus for output buffers
- Separate power bus for internal core logic and input buffers
- Core base cells containing N-channel and P-channel pairs, arranged in column of gates
- Isolated gate structure for reduced input capacitance and increased routing flexibility

Each array has 24 dedicated corner pads for power and ground use during wafer probing, with four pads per corner. The arrays also have separate power rings for the internal core functions ( $V_{DDC}$  and  $V_{SSC}$ ) and output drive transistors ( $V_{DDO}$  and  $V_{SSO}$ ).




Figure 7. MSM30R0000 Array Architecture

#### MSM92R000 CSA Layout Methodology

The procedure to design, place, and route a CSA follows.

- 1. Select suitable base array frame from the available predefined sizes. To select an array size:
  - Identify the macrocell functions required and the minimum array size to hold the macrocell functions.

- Add together all the area occupied by the required random logic and macrocells and select the optimum array.
- 2. Make a floor plan for the design's megacells.
  - Oki Design Center engineers verify the master slice and review simulation.
  - Oki Design Center or customer engineers floorplan the array using Oki's proprietary floorplanner or HLD DP3 and customer performance specifications.
  - Using Oki CAD software, Design Center engineers remove the SOG transistors and replace them with diffused memory macrocells to the customer's specifications.

Figure 8 shows an array base after placement of the optimized memory macrocells.




Figure 8. Optimized Memory Macrocell Floor Plan

- 3. Place and route logic into the array transistors.
  - Oki Design Center engineers use layout software and customer performance specifications to connect the random logic and optimized memory macrocells.

Figure 9 marks the area in which placement and routing is performed with cross hatching.




Figure 9. Random Logic Place and Route

#### **ELECTRICAL CHARACTERISTICS**

### Absolute Maximum Ratings (V<sub>SS</sub> = 0 V, T<sub>j</sub> = 25 $^{\circ}$ C) $^{[1]}$

| Parai                | neter                | Symbol         | Conditions                | Rated Value                 | Unit |
|----------------------|----------------------|----------------|---------------------------|-----------------------------|------|
| Power supply voltage |                      | $V_{DD}$       | -                         | -0.3 ~ +4.6                 | V    |
| Input voltage        | (Normal Buffer)      |                | =                         | -0.3 ~ V <sub>DD</sub> +0.3 | ]    |
|                      | (5V Tolerant Buffer) | VI             | $V_{DD} = +0.3 \sim 3.6V$ | -0.3 ~ 6.0                  |      |
|                      |                      |                | V <sub>DD</sub> < 3.0V    | -0.3 ~ V <sub>DD</sub> +0.3 |      |
| Output voltage       | (Normal Buffer)      | Vo             | -                         | -0.3 ~ V <sub>DD</sub> +0.3 |      |
|                      | (5V Tolerant Buffer) |                | $V_{DD} = +0.3 \sim 3.6V$ | -0.3 ~ 6.0                  |      |
|                      |                      |                | V <sub>DD</sub> < 3.0V    | -0.3 ~ V <sub>DD</sub> +0.3 |      |
| Input current        | (Normal Buffer)      | I <sub>I</sub> | -                         | -10 ~ + 10                  | mA   |
|                      | (5V Tolerant Buffer) |                | -                         | -6 ~ + 6                    |      |
| Output current       | 1mA buffer           | Io             | -                         | -6 ~ + 6                    |      |
|                      | 2mA buffer           |                | =                         | -6 ~ +6                     |      |
|                      | 4mA buffer           | ]              | =                         | -8 ~ +8                     | ]    |
|                      | 6mA buffer           | ]              | =                         | -12 ~ + 12                  | ]    |
|                      | 8mA buffer           | ]              | =                         | -16 ~ + 16                  | ]    |
|                      | 12mA buffer          | ]              | =                         | -24 ~ + 24                  | ]    |
|                      | 24mA buffer          | 1              | -                         | -48 ~ + 48                  | 1    |
| Storage temperature  |                      | Tj             | -                         | -65 ~ +150                  | °C   |

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions in the other specifications of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Recommended Operating Conditions (V<sub>SS</sub> = 0 V)

| Parameter                 |      | Symbol          | ı    | Rated Value | е    | Unit |
|---------------------------|------|-----------------|------|-------------|------|------|
|                           |      |                 | Min  | Тур.        | Max  |      |
| Power supply voltage      | Core | V <sub>DD</sub> | +3.0 | +3.3        | +3.6 | V    |
| Junction temperature      |      | Tj              | -40  | -           | +85  | °C   |
| Input rise time/fall time |      | tr, tf          | -    | 2           | 20   | ns   |

## DC Characteristics ( $V_{DD} = 3.0 \text{ V} \sim 3.6 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $T_j = -40^{\circ} \text{ C} \sim +85^{\circ} \text{ C}$ )

| Parameter                                 | Symbol | Conditions                        | R                    | ated Value |                      | Unit |
|---|--------|-----------------------------------|----------------------|------------|----------------------|------|
|   |        |                                   | Min                  | Typ [1]    | Max                  |      |
| High-level input voltage                  | VIH    | TTL normal input                  | 2.0                  | -          | V <sub>DD</sub> +0.3 |      |
|   | VIII   | TTL 5V tolerant input             | 2.0                  | -          | 5.5                  |      |
| Low-level                                 | VIL    | TTL normal input                  | -0.3                 | -          | 0.8                  |      |
| input voltage                             | VIL    | TTL 5V tolerant input             | -0.3                 | -          | 0.8                  |      |
| TTL-level Schmitt Trigger                 | Vt+    | TTL normal input                  | -                    | -          | 2.0                  |      |
| threshold voltage<br>(Normal buffer)      | Vt-    | 1 TE HOITHAI IIIput               | 0.7                  | -          | =                    |      |
| (Normal bullet)                           | ΔVt    | Vt+ - Vt-                         | 0.4                  | -          | -                    |      |
| TTL-level Schmitt Trigger                 | Vt+    | TTL 5V tolerant input             | -                    | -          | 2.0                  |      |
| threshold voltage<br>(5V tolerant buffer) | Vt-    | 1 1 L 5 V tolerant input          | 0.7                  | -          | =                    |      |
| (3V tolerant buller)                      | ΔVt    | Vt+ - Vt-                         | 0.4                  | -          | =                    | ,,   |
| High-level output voltage                 |        | IOH=-100 μA                       | V <sub>DD</sub> -0.2 | -          | =                    | V    |
| (Normal buffer)                           | VOH    | IOH=-1,-2,-4,-6,-8,<br>-12,-24 mA | 2.4                  | -          | -                    |      |
| High-level output voltage                 | VOR    | IOH=-100 μA                       | V <sub>DD</sub> -0.2 | -          | =                    |      |
| (5V tolerant buffer)                      |        | IOH=-1,-2,-4,-6,-8,<br>-12 mA     | 2.4                  | -          | -                    |      |
| Low-level output voltage                  |        | IOL=100 μA                        | -                    | -          | 0.2                  |      |
| (Normal buffer)                           | VOL    | IOL=1,2,4,6,8,12,24<br>mA         | -                    | -          | 0.4                  |      |
| Low-level output voltage                  |        | IOL=100 μA                        | -                    | -          | 0.2                  |      |
| (5V tolerant buffer)                      |        | IOL=1,2,4,6,8,12 mA               | -                    | -          | 0.4                  |      |

### DC Characteristics (V<sub>DD</sub> = 3.0 V ~ 3.6 V, V<sub>SS</sub> = 0 V, T<sub>j</sub> = -40 $^{\circ}$ C ~ +85 $^{\circ}$ C) (Continued)

| Parameter                          | Symbol | Conditions                                   | ı    | Rated Value  |      |            |  |  |  |  |  |
|------------------------------------|--------|--|------|--------------|------|------------|--|--|--|--|--|
|                                    |        |  | Min  | Typ [1]      | Max  |            |  |  |  |  |  |
| High-level input current           |        | VIH=V <sub>DDIO</sub>                        | -    | -            | 1    |            |  |  |  |  |  |
| (Normal buffer)                    |        | VIH=V <sub>DDIO</sub><br>(50kΩ pull down)    | 15   | 66           | 170  |            |  |  |  |  |  |
| High-level input current           |        | VIH=V <sub>DDIO</sub>                        | -    | -            | 10   | 7          |  |  |  |  |  |
| (5V tolerant buffer)               | IIH    | VIH=V <sub>DDIO</sub><br>(50kΩ pull down)    | 15   | 66           | 170  |            |  |  |  |  |  |
|                                    |        | VIH=5.5V                                     | -    | -            | 10   | $\mu$ A    |  |  |  |  |  |
|                                    |        | VIH=5.5V<br>(3k/50kΩ pull up)                | -    | -            | 250  |            |  |  |  |  |  |
|                                    |        | VIH=5.5V<br>(50kΩ pull down)                 | -    | -            | 170  |            |  |  |  |  |  |
| ow-level_input current             |        | VIL=V <sub>SS</sub>                          | -1   | -            | =    |            |  |  |  |  |  |
| (Normal buffer)                    |        | VIL=V <sub>SS</sub><br>(50kΩ pull up)        | -170 | -66          | -15  |            |  |  |  |  |  |
|                                    |        | VIL=V <sub>SS</sub><br>(3kΩ pull up)         | -3.3 | -1.1         | -0.3 | mA         |  |  |  |  |  |
| Low-level_input current            |        | VIL=V <sub>SS</sub>                          | -1   | -            | =    |            |  |  |  |  |  |
| (5V tolerant buffer)               |        | VIL=V <sub>SS</sub><br>(50kΩ pull up)        | -170 | -66          | -15  | μΑ         |  |  |  |  |  |
|                                    |        | VIL=V <sub>SS</sub><br>(3k $\Omega$ pull up) | -3.3 | -1.1         | -0.3 | mA         |  |  |  |  |  |
| 3-state output_                    |        | VOH=V <sub>DDIO</sub>                        | -    | -            | 1    |            |  |  |  |  |  |
| leakage current<br>(Normal buffer) | IOZH   | VOH=V <sub>DDIO</sub><br>(50kΩ pull down)    | 15   | 66           | 170  | ] <b>^</b> |  |  |  |  |  |
|                                    |        | VOL=V <sub>SS</sub>                          | -1   | -            | =    | μA         |  |  |  |  |  |
|                                    | IOZL   | VOL=V <sub>SS</sub><br>(50kΩ pull up)        | -170 | -170 -66 -15 |      |            |  |  |  |  |  |
|                                    |        | VOL=V <sub>SS</sub><br>(3kΩ pull up)         | -3.3 | -1.1         | -0.3 | mA         |  |  |  |  |  |

## DC Characteristics (V<sub>DD</sub> = 3.0 V ~ 3.6 V, V<sub>SS</sub> = 0 V, T<sub>j</sub> = -40 $^{\circ}$ C ~ +85 $^{\circ}$ C) (Continued)

| Parameter                               | Symbol | Conditions                                 | R    | ated Value |      | Unit |
|---|--------|--|------|------------|------|------|
|   |        |  | Min  | Typ [1]    | Max  |      |
| 3-state output_                         | IOZH   | VOH=V <sub>DDIO</sub>                      | -    | -          | 1    |      |
| leakage current<br>(5V tolerant buffer) |        | VOH=V <sub>DDIO</sub><br>(50kΩ pull down)  | 15   | 66         | 170  |      |
|   |        | VOH=5.5V                                   | -    | -          | 10   |      |
|   |        | VOH=5.5V<br>(3k/50kΩ pull up)              | -    | -          | 250  | μΑ   |
|   |        | VOH=5.5V<br>(50kΩ pull down)               | -    | -          | 170  |      |
|   |        | VOL=V <sub>SS</sub>                        | -1   | -          | =    |      |
|   | IOZL   | VOL=V <sub>SS</sub> (50k $\Omega$ pull up) | -170 | -66        | -15  |      |
|   |        | VOL=V <sub>SS</sub><br>(3kΩ pull up)       | -3.3 | -1.1       | -0.3 | mA   |

AC Characteristics (V<sub>DD</sub> = 3.3 V, V<sub>SS</sub> = 0 V, T<sub>j</sub> = 25 $^{\circ}$  C)

| Par                            | ameter                              | Driving Type | Conditions [1] [2]      | Rated Value [3] | Unit |
|--------------------------------|-------------------------------------|--------------|-------------------------|-----------------|------|
| Internal gate                  |                                     | 1X           |                         | 0.12            |      |
| propagation delay              | Inverter                            | 2X           |                         | 0.10            |      |
|                                |                                     | 4X           |                         | 0.08            |      |
|                                |                                     | 1X           |                         | 0.17            |      |
|                                | 2-input NAND                        | 2X           | F/O= 2 , L= 0 mm        | 0.14            |      |
|                                |                                     | 4X           |                         | 0.12            |      |
|                                |                                     | 1X           |                         | 0.28            | ns   |
|                                | Inverter                            | 2X           |                         | 0.20            |      |
|                                |                                     | 4X           |                         | 0.13            |      |
|                                |                                     | 1X           | F/O= 2,                 | 0.36            |      |
|                                | 2-input NAND                        | 2X           | standard wire           | 0.24            |      |
|                                |                                     | 4X           | length                  | 0.17            |      |
| Toggle frequency               |                                     |              | F/O= 1,<br>L= 0 mm      | 630             | MHz  |
| Input buffer propagation delay | TTL level,<br>normal input buffer   |              | F/O= 2 ,                | 0.41 (typ)      |      |
|                                | TTL level, 5V tolerant input buffer |              | standard wire<br>length | 0.61 (typ)      |      |
| Output buffer                  |                                     | 4 mA         | CL= 20 pF               | 1.87 (typ)      |      |
| propagation delay              | Push-pull, Normal output buffer     | 8 mA         | CL= 50 pF               | 2.14 (typ)      |      |
|                                | Tromai output bullor                | 12 mA        | CL= 100 pF              | 2.71 (typ)      | ns   |
|                                | 3-state, 5V tolerant output buffer  | 4 mA         | CL= 20 pF               | 2.29 (typ)      |      |
| Output buffer                  | Push-pull,                          | 10 1         | OL 75 - 5               | 4.09 (r) (typ)  |      |
| transition times [4]           | Normal output buffer                | 12 mA        | CL= 75 pF               | 3.85 (f) (typ)  |      |
|                                | 3-state, 5V tolerant                | 4 mA         | CL 20 5                 | 3.18 (r) (typ)  |      |
|                                | output buffer                       | 4 IIIA       | CL= 20 pF               | 4.00 (f) (typ)  |      |

<sup>1.</sup> Input transition time in 0.2ns / 3.3V

<sup>2.</sup> Typical condition in VDD=3.3V and Tj=25°C.

<sup>3.</sup> Rated value is calculated as an average of the L-H and H-L delay times of each macro type on a typical process.

<sup>4.</sup> Output rising and falling times are both specified over a 10%-90% range.

#### **MACRO LIBRARY**

Oki Semiconductor supports a wide range of macrocells and macrofunctions, ranging from simple hard macrocells for basic Boolean operations to large, user-parameterizable macrofunctions. The following figure illustrates the main classes of macrocells and macrofunctions available.




Figure 10. Oki Macrocell and Macrofunction Library

www.DataSheet4U.com

#### **Macrocells for Driving Clock Trees**

Oki offers clock-tree drivers that guarantee a skew time of less than 0.5 ns. The advanced layout software uses dynamic driver placement and sub-trunk allocation to optimize the clock-tree implementation for a particular circuit. Features of the clock-tree driver-macrocells include:

- Clock skew  $\leq 0.5$  ns
- · Automatic fan-out balancing
- Dynamic sub-trunk allocation
- Single clock tree driver logic symbol
- Single-level clock drivers
- Automatic branch length minimization
- Dynamic driver placement
- Up to four clock trunks

The clock-skew management scheme is described in detail in Oki's 0.5µm Technology Clock Skew Management Application Note.




Figure 11. Clock Tree Structure

#### OKI ADVANCED DESIGN CENTER CAD TOOLS

Oki's advanced design center CAD tools include support for the following:

- Floorplanning for front-end simulation and back-end layout control
- Clock tree structures improve first-time silicon success by eliminating clock skew problems
- JTAG Boundary scan support
- Power calculation which predicts circuit power under simulation conditions to accurately model package requirements

#### Oki Design Kit Availability


| Vendor                         | Platform                        | Operating System [1] | Vendor Software/Revision [1]  | Description  |
|--------------------------------|---------------------------------|----------------------|---|--|
| Cadence                        | Sun <sup>® [2]</sup>            | Solaris              | Ambit Buildgates<br>NC-Verilog™<br>Verilog XL   | Design Synthesis<br>Design Simulation<br>Design Simulation   |
| Syntest                        | Sun <sup>® [2]</sup>            | Solaris              | Turbo Fault   | Fault Simulation   |
| Synopsys                       | Sun <sup>®</sup> <sup>[2]</sup> | Solaris              | Design Compiler Ultra + Tetramax/ATPG Primetime DFT Compiler/Test Compiler RTL Analyzer VCS | Design synthesis<br>Test Synthesis<br>Static Timing Analysis (STA)<br>Test synthesis<br>RTL check<br>Design Simulation |
| Model Technology<br>Inc. (MTI) | Sun <sup>® [2]</sup><br>NT      | Solaris<br>WinNT4.0  | MTI-VHDL<br>MTI-Verilog   | Design Simulation<br>Design Simulation   |
| Oki                            | Sun <sup>® [2]</sup>            | Solaris              | Floorplanner  | Floor planning   |
| Verplex                        | Sun <sup>® [2]</sup>            | Solaris              | Conformal   | Formal Verification  |

<sup>1.</sup> Contact Oki Application Engineering for current software versions.

<sup>2.</sup> Sun or Sun-compatible.

#### **Design Process**

The following figure illustrates the overall IC design process, also indicating the three main interface points between external design houses and Oki ASIC Application Engineering.



- [1] Oki's Circuit Data Check program (CDC) verifies logic design rules
- [2] Oki's Test Data Check program (TDC) verifies test vector rules
- [3] Oki's Test Pattern Language (TPL)
- [4] Alternate Customer-Oki design interfaces available in addition to standard level 2
- [5] Standard design process includes fault simulation
  [6] Requires Synopsys timing script for Oki timing driven layout

Figure 12. Oki's Design Process

#### **Automatic Test Pattern Generation**

Oki's 0.5µm ASIC technologies support Automatic Test Pattern Generation (ATPG) using full scan-path design techniques, including the following:

- Increases fault coverage ≥ 95%
- Uses Synopsys Test Compiler
- · Automatically inserts scan structures
- Connects scan chains
- Traces and reports scan chains
- · Checks for rule violations
- Generates complete fault reports
- Allows multiple scan chains
- Supports vector compaction

ATPG methodology is described in detail in Oki's 0.5μm Scan Path Application Note.




Figure 13. Full Scan Path Configuration

#### Floorplanning Design Flow

Oki's floorplanner can be classified as both a front-end floorplanner and a back-end floorplanner. During front-end floorplanning, logic designers use the floorplanner to generate two files: a capacitance file for pre-layout simulation, and a floorplanner interface file for layout.

During back-end floorplanning, the layout engineer transfers the floorplanner interface file to Oki's proprietary layout software, code-named Pegasus. The floorplanner interface file contains information about the placement of blocks and groups of blocks. The back-end floorplanner is automated and is transparent to logic designers.

Figure 14 shows a diagram of front-end floorplanning. Figure 15 shows a diagram of back-end floorplanning.




Figure 14. Front-End Floorplanning




Figure 15. Back-End Floorplanning

#### **IEEE JTAG Boundary Scan Support**

Boundary scan offers efficient board-level and chip-level testing capabilities. Benefits resulting from incorporating boundary-scan logic into a design include:

- Improved chip-level and board-level testing and failure diagnostic capabilities
- Support for testing of components with limited probe access
- · Easy-to-maintain testability and system self-test capability with on-board software
- Capability to fully isolate and test components on the scan path
- Built-in test logic that can be activated and monitored
- An optional Boundary Scan Identification (ID) Register

Oki's boundary scan methodology meets the JTAG Boundary Scan standard, IEEE 1149.1-1990. Oki supports boundary scan on both Sea of Gates (SOG) and Customer Structured Array (CSA) ASIC technologies. Either the customer or Oki can perform boundary-scan insertion. More information is available in Oki's JTAG Boundary Scan Application Note. Contact the Oki Application Engineering Department for interface options.

#### **PACKAGE OPTIONS**

#### MSM30R/32R/92R Package Menu

| Product        | sc   | OG   |                  |    |    |    |     | QFP |     |     |     |     | TQFP |    |    |     |     | ı   | LQFI | •   |     | РВ  |     | FB  | GA  |     |
|----------------|------|------|------------------|----|----|----|-----|-----|-----|-----|-----|-----|------|----|----|-----|-----|-----|------|-----|-----|-----|-----|-----|-----|-----|
| Name<br>MSM92. | MSM  | MSM  | I/O<br>Pad       |    |    |    |     |     |     |     |     |     |      |    |    |     |     |     |      |     |     |     |     |     |     |     |
|                | 32R  | 30R  | s <sup>[1]</sup> | 44 | 64 | 80 | 100 | 128 | 160 | 208 | 240 | 304 | 44   | 64 | 80 | 100 | 128 | 144 | 176  | 208 | 256 | 352 | 420 | 560 | 144 | 224 |
| RB01           |      |      | 80               |    | •  | 0  | 0   |     |     |     |     |     | •    |    |    |     |     |     |      |     |     |     |     |     |     |     |
| RB02           |      |      | 96               | 0  | •  | 0  | 0   |     |     |     |     |     | •    |    | •  |     |     |     |      |     |     |     |     |     |     |     |
| RB03           |      | 0020 | 104              | •  | •  | 0  | 0   |     |     |     |     |     | •    | •  | •  | •   |     |     |      |     |     |     |     |     |     |     |
| RB04           |      |      | 120              | 0  | •  | 0  | •   |     |     |     |     |     | •    | •  | •  | •   |     |     |      |     |     |     |     |     |     |     |
| RB05           |      |      | 128              | О  | •  | 0  | О   |     |     |     |     |     | •    | •  | •  | •   | •   |     |      |     |     |     |     |     |     |     |
| RB06           | 0050 | 0050 | 144              | •  | •  | 0  | •   |     |     |     |     |     | •    | •  | •  | •   | •   | •   |      |     |     |     |     |     |     |     |
| RB07           |      |      | 152              | •  | •  | 0  | 0   |     |     |     |     |     | •    | •  | •  | •   | •   | •   |      |     |     |     |     |     |     |     |
| RB08           |      |      | 160              | 0  | •  | 0  | 0   |     |     |     |     |     | •    | •  | •  | •   | •   | •   |      |     |     |     |     |     |     |     |
| RB09           |      |      | 168              | 0  | •  | 0  | О   |     | •   |     |     |     | •    | •  | •  | •   | •   | •   | 0    |     | •   |     |     |     |     |     |
| RB10           | 0080 | 0080 | 176              | 0  | •  | 0  | •   | •   | •   |     |     |     | •    | •  | •  | •   | •   | •   | •    |     | •   |     |     |     |     |     |
| RB11           |      |      | 192              | 0  | •  | 0  | 0   | •   | •   |     |     |     | 0    | •  | •  | •   |     | •   | •    |     | •   |     |     |     |     |     |
| RB12           |      |      | 200              | 0  | •  | 0  | 0   | •   | •   | 0   |     |     | 0    | •  | •  | •   |     | •   | •    |     | •   |     |     |     |     |     |
| RB13           | 0120 | 0120 | 208              | О  | •  | 0  | О   | •   | •   | •   |     |     | •    | •  | •  | •   |     | •   | •    | •   | •   |     |     |     | •   |     |
| RB14           |      |      | 224              |    | •  | 0  | 0   | •   | •   | •   |     |     |      |    | •  | •   |     | •   | •    | •   | •   |     |     |     | •   |     |
| RB15           |      |      | 240              |    | •  | 0  | 0   | •   | •   | •   | •   |     |      |    | •  | •   |     | •   | •    | •   | •   |     |     |     | •   |     |
| RB16           | 0190 | 0190 | 256              |    | •  | •  | 0   | •   | •   | •   | •   |     |      |    | •  | •   |     | •   | •    | •   | •   |     |     |     | •   |     |
| RB17           |      |      | 272              |    | •  | 0  | 0   | •   | •   | •   |     |     |      |    | •  | •   |     | •   | •    | •   | •   | •   |     |     | •   | •   |
| RB18           |      |      | 288              |    | •  | 0  | 0   | •   | 0   | •   |     |     |      |    | •  | •   |     | •   | •    | •   | •   | •   |     |     | •   | •   |
| RB19           |      |      | 304              |    | •  | 0  | 0   | •   | 0   | •   |     | •   |      |    |    | •   |     | •   | •    | •   | •   | •   |     |     | •   | •   |
| RB20           | 0300 | 0300 | 320              |    | •  | •  | 0   | •   | •   | •   | •   | •   |      |    |    | •   |     | •   | •    | •   | •   | •   | •   |     |     | •   |
| RB21           |      |      | 336              |    | •  | 0  | 0   | •   | 0   | •   | •   | •   |      |    |    | •   |     | •   | •    | •   | •   | •   | •   |     |     | •   |
| RB22           |      |      | 352              |    |    | 0  | 0   | •   | •   | •   | •   |     |      |    |    |     |     | •   | •    | •   | •   | •   | •   |     |     | •   |
| RB23           |      |      | 368              |    |    |    |     | •   | •   | •   | •   |     |      |    |    |     |     | •   | •    | •   | •   | •   | •   |     |     | •   |
| RB24           |      | 0440 | 384              |    |    |    |     | •   | •   | •   | •   | •   |      |    |    |     |     | •   | •    | •   | •   | •   | •   |     |     |     |
| RB25           |      |      | 400              |    |    |    |     | •   | •   | •   | •   |     |      |    |    |     |     | •   | •    | •   | •   | •   | •   |     |     |     |
| RB26           |      |      | 416              |    |    |    |     | •   | •   | 0   | •   |     |      |    |    |     |     | •   | •    | •   |     | •   | •   |     |     |     |
| RB27           |      |      | 432              |    |    |    |     |     | •   | •   | •   |     |      |    |    |     |     | •   | •    | •   |     | •   | •   |     |     |     |
| RB28           |      |      | 448              |    |    |    |     |     | •   | •   |     |     |      |    |    |     |     | •   | •    | •   |     | •   |     |     |     |     |
| RB29           |      |      | 472              |    |    |    |     | •   | 0   | •   |     |     |      |    |    |     |     |     | •    | •   |     | •   |     |     |     |     |
| RB30           |      |      | 488              |    |    |    |     | •   | •   | 0   |     |     |      |    |    |     |     |     | •    | •   |     | •   |     |     |     |     |
| RB31           |      |      | 504              |    |    |    |     | 0   | •   | 0   | 0   | •   |      |    |    |     |     |     | •    | •   |     | •   |     |     |     |     |
| RB32           |      |      | 528              |    |    |    |     |     | •   | •   | •   | •   |      |    |    |     |     |     | •    | •   |     |     |     | •   |     |     |
| RB33           |      |      | 552              |    |    |    |     |     |     |     |     |     |      |    |    |     |     |     |      |     |     |     |     | •   |     |     |
| RB34           |      |      | 576              |    |    |    |     |     |     |     |     |     |      |    |    |     |     |     |      |     |     |     |     |     |     |     |
| RB35           |      |      | 600              |    |    |    |     |     |     |     |     |     |      |    |    |     |     |     |      |     |     |     |     |     |     |     |
| RB36           |      |      | 624              |    |    |    |     |     |     |     |     |     |      |    |    |     |     |     |      |     |     |     |     |     |     |     |

#### MSM30R/32R/92R Package Menu (Continued)

| Product   | sc         | OG |  |     | QFP |     |      |     |      |       |       |       | TQFP  |       |       |     |     | LQFP |     |     |      | РΒ   | FB   | GA   |     |     |
|---|------------|----|--|-----|-----|-----|------|-----|------|-------|-------|-------|-------|-------|-------|-----|-----|------|-----|-----|------|------|------|------|-----|-----|
| Name<br>MSM92.  | MSM<br>32R |    |  |     | 64  | 80  | 100  | 128 | 160  | 208   | 240   | 304   | 44    | 64    | 80    | 100 | 128 | 144  | 176 | 208 | 256  | 352  | 420  | 560  | 144 | 224 |
| Body Size (mm) 9x10 14x1414x2014x2028x2828x2828x2828x28232x3240x4010x1010x1012x1214x1414x1420x2024x2428x2827x |            |    |  |     |     |     |      |     |      | 27x27 | 35x35 | 35x35 | 35x35 | 13x13 | 15x15 |     |     |      |     |     |      |      |      |      |     |     |
| Lead Pite   | ch (mr     | n) |  | 0.8 | 0.8 | 0.8 | 0.65 | 0.8 | 0.65 | 0.5   | 0.5   | 0.5   | 0.8   | 0.5   | 0.5   | 0.5 | 0.4 | 0.5  | 0.5 | 0.5 | 1.27 | 1.27 | 1.27 | 1.00 | 0.8 | 0.8 |
| Ball Cou  | nt         |    |  |     |     |     |      |     |      |       | •     |       |       |       | •     | •   | •   |      |     |     | 256  | 352  | 420  | 560  | 144 | 224 |
| Signal I/0  | Signal I/O |    |  |     |     |     |      |     |      |       | 231   | 304   | 352   | 400   | 144   | 224 |     |      |     |     |      |      |      |      |     |     |
| Power Balls   |            |    |  |     |     |     |      |     |      |       | 12    | 16    | 32    | 80    | -     | -   |     |      |     |     |      |      |      |      |     |     |
| Ground Balls  |            |    |  |     |     |     |      |     |      |       | 13    | 32    | 36    | 80    | -     | -   |     |      |     |     |      |      |      |      |     |     |

<sup>1.</sup> I/O Pads can be used for input, output, bi-directional, power, or ground.

<sup>● =</sup> Available now; ○ = In development

NOTES

The information contained herein can change without notice owing to product and/or technical improvements.

Please make sure before using the product that the information you are referring to is up-to-date.

The outline of action and examples of application circuits described herein have been chosen as an explanation of the standard action and performance of the product. When you actually plan to use the product, please ensure that the outside conditions are reflected in the actual circuit and assembly designs.

Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters outside the specified maximum ratings or operation outside the specified operating range.

Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.

When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges, including but not limited to operating voltage, power dissipation, and operating temperature.

The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g.,office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property or death or injury to humans. Such applications include, but are not limited to: traffic control, automotive, safety, aerospace, nuclear power control, and medical, including life support and maintenance.

Certain parts in this document may need governmental approval before they can be exported to certain countries. The purchaser assumes the responsibility of determining the legality of export of these parts and will take appropriate and necessary steps, at their own expense, for export to another country.

Copyright 2002 Oki Semiconductor

Oki Semiconductor reserves the right to make changes in specifications at anytime and without notice. This information furnished by Oki Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Oki Semiconductor for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Oki.

Oki Semiconductor www.DataSheet4U.com

#### **Silicon Solutions**

#### **Northwest Area**

785 N. Mary Avenue Sunnyvale, CA 94085 Tel: 408/720-8940 Fax:408/720-8965

#### **Northeast Area**

Shattuck Office Center 138 River Road Andover, MA 01810 Tel: 978/688-8687 Fax:978/688-8896

#### **Southwest Area**

San Diego, CA Tel: 760/214-6512 760/214-6414 Fax:408/737-6568 408/737-6567

#### **South Central Area**

Park Creek II 2007 N. Collins Blvd., Suite 305 Richardson, TX 75080 Tel: 972/238-5450 Fax:972/238-0268

#### Oki Web Site:

http://www.okisemi.com/us

Oki Stock No: 010053-003

## **Oki Semiconductor**

#### **Corporate Headquarters**

785 N. Mary Avenue Sunnyvale, CA 94085-2909 Tel: 408/720-1900 Fax:408/720-1918

www.DataSheet4U.com