

## LMU17/217

## 16 x 16-bit Parallel multiplier

#### **FEATURES**

- ☐ 45 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- ☐ Replaces Cypress CY7C517, IDT 7217L, and AMD Am29517
- ☐ Single Clock Architecture with Register Enables
- ☐ Two's Complement, Unsigned, or Mixed Operands
- ☐ Three-State Outputs
- ☐ DESC SMD No. 5962-87686
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
  - 64-pin Sidebraze, Hermetic DIP
  - 68-pin Plastic LCC, J-Lead
  - 68-pin Ceramic PGA
  - 68-pin Ceramic LCC

#### DESCRIPTION

The LMU17 and LMU217 are highspeed, low power 16-bit parallel multipliers. The LMU17 and LMU217 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU17 and LMU217 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK. B data and the TCB control bit are similarly loaded. Loading of the A and B registers is controlled by the ENA and ENB controls. When


4-39

HIGH, these controls prevent application of the clock to the respective register. The TCA and TCB controls specify the operands as two's complement when HIGH, or unsigned magnitude when LOW.

RND is loaded on the rising edge of CLK, provided either ENA or ENB are LOW. RND, when HIGH, adds '1' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16-bit precision.

At the output, the Right Shift control (RS) selects either of two output formats. RS LOW produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS HIGH gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When ENR is HIGH, clocking of the result registers is prevented. For asynchronous output, these registers may be made transparent by setting the feed through control (FT) HIGH.

The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL LOW causes the MSP outputs to be driven by the most significant half of the result. MSPSEL HIGH routes the least significant half of the result to the MSP pins. In addition, the LSP is available via the B port through a separate three-state buffer.





# 16 x 16-bit Parallel Multiplier

FIGURE 1A.	INPUT FORMATS		
	Ain	Bin	
		nplement (TCA, TCB = 1)	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 14 13 2 1 0 -2° 2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-13</sup> 2 <sup>-14</sup> 2 <sup>-15</sup> (Sign)	
		plement (TCA, TCB = 1) —————	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	15 14 13 2 1 0 -2 <sup>15</sup> 2 <sup>14</sup> 2 <sup>13</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup> (Sign)	
	————Unsigned Fract	onal (TCA, TCB = 0)	٠
	15 14 13 2 1 0 2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-3</sup> 2 <sup>-14</sup> 2 <sup>-15</sup> 2 <sup>-16</sup>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		ger (TCA, TCB = 0)	
	15 14 13 <b>***</b> 2 1 0 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

MSP	LSP
Fractional Two's (	Complement (RS = 0)
31 30 29 <b>***</b> 18 17 16 -2° 2 <sup>-1</sup> 2 <sup>-2</sup> 2 <sup>-13</sup> 2 <sup>-14</sup> 2 <sup>-15</sup> (Sign)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Fractional Two's (	Complement (RS = 1)
31 30 29 18 17 16 -2 <sup>1</sup> 2 <sup>0</sup> 2 <sup>-1</sup> 2 <sup>-12</sup> 2 <sup>-13</sup> 2 <sup>-14</sup> (Sign)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Integer Two's Co	omplement (RS = 1)
31 30 29 18 17 16 -2 <sup>31</sup> 2 <sup>30</sup> 2 <sup>29</sup> 2 <sup>18</sup> 2 <sup>17</sup> 2 <sup>16</sup> (Sign)	15 14 13 2 1 0 2 <sup>15</sup> 2 <sup>14</sup> 2 <sup>13</sup> 2 <sup>2</sup> 2 <sup>1</sup> 2 <sup>0</sup>
Unsigned Fra	actional (RS = 1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Unsigned In	nteger (RS = 1)
31 30 29 <b>***</b> 18 17 16 2 <sup>31</sup> 2 <sup>30</sup> 2 <sup>29</sup> 2 <sup>18</sup> 2 <sup>17</sup> 2 <sup>16</sup>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



### 16 x 16-bit Parallel Multiplier

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	0.5 V to +7.0 V
Input signal with respect to ground	–3.0 V to +7.0 V
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	
Latchup current	

## **OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \le \text{V} \text{CC} \le 5.25 \text{ V}$
Active Operation, Military	-55°C to +125°C	$4.50 \text{ V} \le \text{V} \text{CC} \le 5.50 \text{ V}$


ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 4)						
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
<b>V</b> OH	Output High Voltage	Vcc = Min., IoH = -2.0 mA	3.5			v
<b>V</b> OL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	V
<b>V</b> iн	Input High Voltage		2.0		<b>V</b> cc	V
<b>V</b> 1L	Input Low Voltage	(Note 3)	0.0		0.8	V
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μΑ
loz	Output Leakage Current	Ground ≤ <b>V</b> OUT ≤ <b>V</b> CC (Note 12)			±20	μΑ
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		12	25	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

## 16 x 16-bit Parallel Multiplier

#### **SWITCHING CHARACTERISTICS**

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)							
		LMU17/217-					
		6	55	5	55	4	5
Symbol	Parameter	Min	Max	Min	Max	Min	Max
tMC	Clocked Multiply Time		65		55		45
tmuc	Unclocked Multiply Time		85		75		65
tpw	Clock Pulse Width	15		15		15	
ts	Input Setup Time	15		15		15	
tн	Input Hold Time	3		3		3	
<b>t</b> D	Output Delay		30		30		30
tSEL	Output Select Delay		25		25		25
<b>t</b> ENA	Three-State Output Enable Delay (Note 11)		25		25		25
tois	Three-State Output Disable Delay (Note 11)		25		25		25

	RY OPERATING RANGE (-55°C to +125°C) Note  Parameter	`	LMU17/217-				
		75		65		55	
Symbol		Min	Max	Min	Max	Min	Max
tMC	Clocked Multiply Time		75		65		55
tMUC	Unclocked Multiply Time		95		85		75
tpw	Clock Pulse Width	20		15		15	
ts	Input Setup Time	15		15		15	
tн	Input Hold Time	3		3		3	
to	Output Delay		35		30		30
tSEL	Output Select Delay		30		30		30
tena	Three-State Output Enable Delay (Note 11)		25		25		25
tDIS	Three-State Output Disable Delay (Note 11)		25		25		25





#### 16 x 16-bit Parallel Multiplier

#### NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC +0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 $\frac{NCV^2F}{4}$ 

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage

F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of **V**CC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:


- a. A 0.1  $\mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- 11. Transition is measured ±200 mV from steady-state voltage with specified loading.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



#### 16 x 16-bit Parallel Multiplier




Speed	Sidebraze Hermetic DIP (D6)	Ceramic Pin Grid Array (G2)				
	0°C to +70°C — COMMERCIAL SCREENING					
65 ns	LMU17DC65	LMU17GC65				
55 ns	LMU17DC55	LMU17GC55				
45 ns	LMU17DC45	LMU17GC45				
	-55°C to +125°C — COMMERCIAL SCREENING					
75 ns	LMU17DM75	LMU17GM75				
65 ns	LMU17DM65	LMU17GM65				
55 ns	LMU17DM55	LMU17GM55				
	-55°C to +125°C - MIL-STD-883 COMPLIANT					
75 ns	LMU17DMB75	LMU17GMB75				
65 ns	LMU17DMB/5	LMU17GMB65				
55 ns	LMU17DMB55	LMU17GMB55				
33 118	LINIO 17 DIVIDSO	Z.i.is i / ainsis				

4-44



#### 16 x 16-bit Parallel Multiplier



LMU217KMB75

LMU217KMB65

LMU217KMB55

-55°C to +125°C - MIL-STD-883 COMPLIANT

75 ns

65 ns

55 ns

