## P-Channel 20-V (D-S) MOSFET With Schottky Diode

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low r<sub>DS(on)</sub> provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe TSOP-6 saves board space
- Fast switching speed
- High performance trench technology

MOSFET PRODUCT SUMMARY						
<b>V</b> <sub>DS</sub> (V)	$I_D(A)$					
-20	$0.130 @V_{CS} = -4.5V$	±2.5				
-20	$0.190 @V_{CS} = -2.5V$	±1.9				

SCHOTTKY PRODUCT SUMMARY						
V <sub>KA</sub> (V)	V <sub>f</sub> (V) Diode Forward Voltage	I <sub>F</sub> (A)				
20	0.48V@1.0A	1.0				
	TSOP-6 Top View SK					

Top View				S			
A 🗆	1	6	⊐к	Go	Î		
s 🗆	2	5	□ N/C	Ţ			
G∏	3	4	ШD	D P-Channel MOSFET	A		

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25$ °C UNLESS OTHERWISE NOTED)								
Parameter						Maximum	Units	
Drain-Source Voltage (MOSFEI)					VDS	-20		
Reverse Voltage (Schottky)					VKA	20	V	
Gate-Source Voltage (MOSFET)					Vas	±8		
Continuous Drain Current (T=150°C) (MOSEET) <sup>a</sup> $T_A=22$			ID	±2.5				
Continuous Drain Current ( $T_J=150^{\circ}C$ ) (MOSFET) <sup>a</sup> $T_A=70^{\circ}C$			70°C	ц		±1.9		
Pulsed Drain Current (MOSFET) <sup>b</sup>					I <sub>DM</sub>	±10	А	
Continuous Source Current (MOSFET Diode Conduction) <sup>a</sup>					Is	-1.6		
Average Forward Current (Schottky)					$I_{\rm F}$	0.5		
Pulsed Forward Current (Schottky)					I <sub>FM</sub>	8		
Maximum Power Dissipation (MOSFET) <sup>a</sup>			TA	25°C		1.15		
Ivaximum rower Dissipation (IVIOS	FEI)		TA	70°C	D	0.7	w	
			TA	25°C	$P_D$	1.0	vv	
Maximum Power Dissipation (Schottky) <sup>a</sup> $T_A=70^{\circ}C$			70°C		0.6			
Operating Junction and Storage Temperature Range					TJ, Tstg	-55 to 150	°C	
THERMAL RESISTANCE RATI	NGS							
Parameter Symbol			]	Гур	Max			
Maximum Junction-to-Ambient <sup>a</sup>	t <= 10 sec	R <sub>thJA</sub>			93	110	°C/W	
	Steady State			130		150	C/ W	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Pulse width limited by maximum junction temperature

MOSFET SPECIFICATIONS ( $T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)								
Parameter	Symbol	Test Conditions		Unit				
Falaitelei	Symbol		Min	Тур	Max			
Static								
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$	-0.4					
Gate-Body Leakage	IGSS	$V_{DS} = 0 V, V_{GS} = +/-8 V$			±100	nA		
Zero Gate Voltage Drain Ourrent	IDSS	$V_{DS}$ = -16 V, $V_{GS}$ = 0 V			-1	uΑ		
	'DSS	$V_{DS}$ = -16 V, $V_{CS}$ = 0 V, $T_J$ = 55°C			-10			
On-State Drain Current <sup>A</sup>	I <sub>D(on)</sub>	$V_{DS}$ = -5 V, $V_{GS}$ = -4.5 V	-5			А		
Durin Causer On Otata Daviatana A	r	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -2.5 A			0.130	0		
Drain-Source On-State Resistance <sup>A</sup>	r <sub>DS(on)</sub>	$V_{CS}$ = -2.5 V, $I_{D}$ = -1.9 A			0.190	12		
Forward Tranconductance <sup>A</sup>	9 <sub>fs</sub>	$V_{DS} = -5 V$ , $I_D = -2.5 A$		3		S		
Diode Forward Voltage	V <sub>SD</sub>	$I_{\rm S}$ = -1.6 A, $V_{\rm GS}$ = 0 V		-0.70		V		
Dynamic <sup>b</sup>								
Total Gate Charge	Qg			6.0				
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = -5 V, V_{CS} = -4.5 V,$ $I_{D} = -2.5 A$		0.80		nC		
Gate-Drain Charge	Q <sub>gd</sub>	I <sub>D</sub> = -2.5 A		1.30				
Tum-On Delay Time	t <sub>d(on)</sub>			6.5				
Rise Time	t <sub>r</sub>	$V_{DD} = -5 V$ , R <sub>L</sub> = 5 OHM,		20				
Tum-Off Delay Time	t <sub>d(off)</sub>	$V_{GEN}$ = -4.5 V, $R_{G}$ = 6 OHM		31		ns		
Fall-Time	t <sub>f</sub>			21				

Parameter	Symbol	Test Conditions		Linit		
Falameter	Symbol	Test conditions	Min	Тур	Max	Unit
Forward Valtage Drop	V <sub>F</sub>	I <sub>F</sub> = 0.5 A			0.48	V
Forward Voltage Drop	۷F	I <sub>F</sub> = 0.5 A, T <sub>J</sub> = 125 <sup>o</sup> C			0.4	V
		V <sub>r</sub> = 30 V			0.1	
Maximum Reverse Leakage Current	I <sub>rm</sub>	$V_r = 30 V, T_J = 75^{\circ}C$			1	mA
		$V_r = 30 V, T_J = 125^{\circ}C$			10	
Junction Capacitance	CT	V <sub>r</sub> = 10 V		31		pF


Notes

a. Pulse test:  $PW \le 300$ us duty cycle  $\le 2\%$ .

b. Guaranteed by design, not subject to production testing.


Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


## **Analog Power**



## **Analog Power**

# Typical Electrical Characteristics





#### Figure 7. Gate Charge Characteristic




Figure 9. Maximum Safe Operating Area

Figure 8. Capacitance Characteristic

