

PRELIMINARY

MITSUBISHI LSIs
**M5M417805CJ,TP-5,-6,-7,
 -5S,-6S,-7S**

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 2097152-word by 8-bit dynamic RAMs with Hyper page mode function, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self refresh current is low enough for battery back-up application.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M417805CXX-5,-6S	50	13	25	13	90	655
M5M417805CXX-6,-6S	60	15	30	15	110	540
M5M417805CXX-7,-7S	70	20	35	20	130	475

XX=J,TP

- Standard 28 pin SOJ,28 pin TSOP
- Single 5V±10% supply
- Low stand-by power dissipation
 - 5.5mW (Max) CMOS Input level
 - 1.1mW (Max)* CMOS Input level
- Operating power dissipation
 - M5M417805CXX-5,-5S 800mW (Max)
 - M5M417805CXX-6,-6S 660mW (Max)
 - M5M417805CXX-7,-7S 580mW (Max)
- Self refresh capability*
 - Self refresh current 200 μA(Max)
- Hyper page mode (1024-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
 - Early-write mode, OE and W to control output buffer impedance
- All inputs, outputs TTL compatible and low capacitance
- 2048 refresh cycles every 32ms (A₀~A₁₀)
 - * : Applicable to self refresh version (M5M417805CJ,TP-5S,-6S,-7S :option) only


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN DESCRIPTION

Pin name	Function
A ₀ ~A ₁₀	Address Inputs
DQ ₁ ~DQ ₆	Data Inputs / outputs
RAS	Row address strobe input
CAS	Column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+5V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



Outline 28P0N-A (400mil SOJ)



Outline 28P3N-C (400mil TSOP)

NC: NO CONNECTION

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

FUNCTION


In addition to Hyper Page Mode, normal read, write and read-modify-write operations the M5M417805CJ, TP provides a number

of other functions, e.g., RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Hyper page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	NAC	ACT	APD	DNC	OPN	VLD	YES	
Self refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



PRELIMINARY

MITSUBISHI LSI
M5M417805CJ, TP-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-1~7	V
V _I	Input voltage	With respect to V _{SS}	-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		5.5	V
V _{IL}	Low-level input voltage, all inputs	-1.0**		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

** : V_{IL(min)} is -2.0V when undershoot width is less than 25ns. (Undershoot width is with respect to V_{SS}.)

ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V	
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V	
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA	
I _I	Input current	0V ≤ V _{IN} ≤ +6.5V, Other inputs pins=0V	-10		10	μA	
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	M5M417805C-5,-5S	RAS, CAS cycling trc=twc=min. output open			145	mA
		M5M417805C-6,-6S				120	
		M5M417805C-7,-7S				105	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)	RAS = CAS = V _{IH} , output open			2	mA	
		RAS = CAS ≥ V _{CC} - 0.2V, output open			0.5		
I _{CC3} (AV)	Average supply current from V _{CC} , RAS only refresh mode (Note 3,5)	M5M417805C-5,-5S	RAS cycling, CAS = V _{IH} trc=min. output open			145	mA
		M5M417805C-6,-6S				120	
		M5M417805C-7,-7S				105	
I _{CC4} (AV)	Average supply current from V _{CC} Hyper Page Mode (Note 3,4,5)	M5M417805C-5,-5S	RAS = V _{IL} , CAS cycling trpc=min. output open			140	mA
		M5M417805C-6,-6S				115	
		M5M417805C-7,-7S				90	
I _{CC6} (AV)	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3,5)	M5M417805C-5,-5S	CAS before RAS refresh cycling trc=min. output open			145	mA
		M5M417805C-6,-6S				120	
		M5M417805C-7,-7S				105	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1} (AV), I_{CC3} (AV), I_{CC4} (AV), and I_{CC6} (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1} (AV) and I_{CC4} (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Under condition of column address being changed once or less while RAS = V_{IL} and CAS = V_{IH}.

CAPACITANCE (T_a=0~70°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I (A)	Input capacitance, address inputs	V _I =V _{SS}			5	pF
C _I (CLK)	Input capacitance, clock inputs	f=1MHZ			7	pF
C _{I/O}	Input/Output capacitance, data ports	V _I =25mVrms			8	pF

HYPER PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc = 5V±10%, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7,8)		13		15		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		30		35		40	ns
tOEA	Access time from $\overline{\text{OE}}$ (Note 7)		13		15		20	ns
tOHC	Output hold time from $\overline{\text{CAS}}$ high (Note 13)	5		5		5		ns
tOHR	Output hold time from $\overline{\text{RAS}}$ high (Note 13)	5		5		5		ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		5		ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)		13		15		20	ns
tWEZ	Output disable time after $\overline{\text{WE}}$ high (Note 12)		13		15		20	ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12,13)		13		15		20	ns
tREZ	Output disable time after $\overline{\text{RAS}}$ high (Note 12,13)		13		15		20	ns
tDOH	Output hold time from $\overline{\text{CAS}}$ low	5		5		5		ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization $\overline{\text{RAS}}$ cycles. The initialization cycles should be done either by $\overline{\text{RAS}}$ -only refresh cycles or by $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles only.

Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 32 ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

After the initialization cycles, $\overline{\text{RAS}}$ should be kept either higher than V_{IH} (min) or lower than V_{IL} (max) except $\overline{\text{RAS}}$ transition time.

7: Measured with a load circuit equivalent to 100pF.

The reference levels for measuring of output signals are 2.0V(V_{OH}) and 0.8V(V_{OL}).

8: Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$ and $t_{CP} \geq t_{CP}(\text{max})$.

9: Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$ and $t_{ASC} \leq t_{ASC}(\text{max})$.

11: Assumes that $t_{CP} \leq t_{CP}(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$.

12: t_{OEZ} (max), t_{WEZ} (max), t_{OFF} (max) and t_{REZ} (max) defines the time at which the output achieves the high impedance state ($|I_{OUT}| \leq \pm 10 \mu A$) and is not reference to $V_{OH}(\text{min})$ or $V_{OL}(\text{max})$.

13: Output is disabled after both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ go to high.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc = 5V±10%, Vss=0V, unless otherwise noted, See notes 14,15)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		32		32		32	ms
tRP	$\overline{\text{RAS}}$ high pulse width	30		40		50		ns
tRCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note16)	18	32	20	38	20	42	ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		0		ns
tCPN	$\overline{\text{CAS}}$ high pulse width	8		10		13		ns
tRAD	Column address delay time from $\overline{\text{RAS}}$ low (Note17)	13	25	15	30	15	35	ns
tASR	Row address setup time before $\overline{\text{RAS}}$ low	0		0		0		ns
tASC	Column address setup time before $\overline{\text{CAS}}$ low (Note18)	0	10	0	13	0	13	ns
tRAH	Row address hold time after $\overline{\text{RAS}}$ low	8		10		10		ns
tCAH	Column address hold time after $\overline{\text{CAS}}$ low	8		10		10		ns
tDZC	Delay time, data to $\overline{\text{CAS}}$ low (Note19)	0		0		0		ns
tDZO	Delay time, data to $\overline{\text{OE}}$ low (Note19)	0		0		0		ns
tRDD	Delay time, $\overline{\text{RAS}}$ high to data (Note20)	13		15		20		ns
tCDD	Delay time, $\overline{\text{CAS}}$ high to data (Note20)	13		15		20		ns
tODD	Delay time, $\overline{\text{OE}}$ high to data (Note20)	13		15		20		ns
tT	Transition time (Note21)	1	50	1	50	1	50	ns

Note 14: The timing requirements are assumed $t_T = 2n_s$.

15: $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals.

16: $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD}(\text{max})$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD}(\text{max})$, access time is controlled exclusively by t_{CAC} or t_{AA} .

17: $t_{RAD}(\text{max})$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD}(\text{max})$ and $t_{ASC} \leq t_{ASC}(\text{max})$, access time is controlled exclusively by t_{AA} .

18: $t_{ASC}(\text{max})$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$, access time is controlled exclusively by t_{CAC} .

19: Either t_{DZC} or t_{DZO} must be satisfied.

20: Either t_{RDD} or t_{CDD} or t_{ODD} must be satisfied.

21: t_T is measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	40		48		55		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tRCS	Read Setup time before CAS low	0		0		0		ns
tRCH	Read hold time after CAS high (Note 22)	0		0		0		ns
tRRH	Read hold time after RAS high (Note 22)	0		0		0		ns
tRAL	Column address to RAS hold time	25		30		35		ns
tCAL	Column address to CAS hold time	13		18		23		ns
tORH	RAS hold time after OE low	13		15		20		ns
tOCH	CAS hold time after OE low	13		15		20		ns

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	90		110		130		ns
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	40		48		55		ns
tRSH	RAS hold time after CAS low	13		15		20		ns
tWCS	Write setup time before CAS low (Note 24)	0		0		0		ns
tWCH	Write hold time after CAS low	8		10		13		ns
tCWL	CAS hold time after W low	8		10		13		ns
tRWL	RAS hold time after W low	8		10		13		ns
tWP	Write pulse width	8		10		13		ns
tDS	Data setup time before CAS low or W low	0		0		0		ns
tDH	Data hold time after CAS low or W low	8		10		13		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note23)	109		133		161		ns
tRAS	RAS low pulse width	75	10000	89	10000	107	10000	ns
tCAS	CAS low pulse width	38	10000	44	10000	57	10000	ns
tCSH	CAS hold time after RAS low	70		82		99		ns
tRSH	RAS hold time after CAS low	38		44		57		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWD	Delay time, CAS low to W low (Note24)	28		32		42		ns
tRWD	Delay time, RAS low to W low (Note24)	65		77		92		ns
tAWD	Delay time, address to W low (Note24)	40		47		57		ns
tOEH	OE hold time after W low	13		15		20		ns

Note 23: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.

24: tWCS, tCWD, tRWD and tAWD and tCPWD are specified as reference points only. If tWCS ≥ tWCS(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tCWD ≥ tCWD(min), tRWD ≥ tRWD(min), tAWD ≥ tAWD(min) and tCPWD ≥ tCPWD(min) (for hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

Hyper page Mode Cycle

(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, HI-Z control by \overline{OE} or \overline{W}) (Note 25)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-6S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time (Note26)	20		25		30		ns
tHPRWC	Hyper Page Mode read write / read modify write cycle time	57		66		79		ns
tRAS	RAS low pulse width for read or write cycle (Note27)	65	100000	77	100000	92	100000	ns
tCP	CAS high pulse width (Note28)	8	13	10	16	13	16	ns
tCPRH	RAS hold time after CAS precharge	28		33		38		ns
tCPWD	Delay time, CAS precharge to \overline{W} low (Note24)	43		50		60		ns
tCHOL	Hold time to maintain the data HI-Z until CAS access	7		7		7		ns
tOEPE	\overline{OE} Pulse Width (HI-Z control)	7		7		7		ns
tWPE	\overline{W} Pulse Width (HI-Z control)	7		7		7		ns
tHCWD	Delay time, CAS low to \overline{W} low after read	28		32		42		ns
tHAWD	Delay time, Address to \overline{W} low after read	40		47		57		ns
tHPWD	Delay time, CAS precharge to \overline{W} low after read	43		50		60		ns
tHCOD	Delay time, CAS low to \overline{OE} high after read	13		15		20		ns
tHAOD	Delay time, Address to \overline{OE} high after read	25		30		35		ns
tHPOD	Delay time, CAS precharge to \overline{OE} high after read	28		33		38		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tHPC(min) is specified in the case of read-only and early write-only in Hyper Page Mode.

27: tRAS(min) is specified as two cycles of CAS input are performed.

28: tCP(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 29)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-6S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	5		5		5		ns
tCHR	CAS hold time after RAS low	10		10		15		ns
tCAS	CAS low pulse width	17		17		22		ns
tRSR	Read setup time before RAS low	5		5		5		ns
tRHR	Read hold time after RAS low	10		10		15		ns

Note 29: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

Hidden Refresh Cycle (Note 30)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-6S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRSR	Read setup time before RAS low	5		5		5		ns
tRHR	Read hold time after RAS low	10		10		15		ns

Note 30: Read, early write, delayed write, read write or read-modify-write cycle is applicable to hidden refresh cycle. In all cases tRSR and tRHR should be satisfied.

HYPER PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S / -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{CC8(AV)}	Average supply current from V _{CC} Slow - Refresh cycle (note 6)	M5M417805C (S) CAS before RAS refresh cycling or RAS cycling & CAS ≤ 0.2V OE & WE ≤ 0.2V or OE & WE ≥ V _{CC} -0.2V A ₀ ~A ₁₀ ≤ 0.2V or A ₀ ~A ₁₀ ≥ V _{CC} -0.2V t _{REF} =128ms (2048 cycles) output = OPEN t _{RAS} =t _{RASmin} . ~1 μs			500	μA
I _{CC8(AV)*}	Average supply current from V _{CC} Self - Refresh cycle (note 6)	M5M417805C (S) RAS = CAS ≤ 0.2V output = OPEN			200	μA


TIMING REQUIREMENTS (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted See notes 14,15)

Symbol	Parameter	Limits						Unit
		M5M417805C-5S		M5M417805C-6S		M5M417805C-7S		
		Min	Max	Min	Max	Min	Max	
t _{RAS}	Self Refresh RAS low pulse width	100		100		100		μs
t _{RPS}	Self Refresh RAS high precharge time	90		110		130		ns
t _{CHS}	Self Refresh RAS hold time	-50		-50		-50		ns
t _{RSR}	Read setup time before RAS low	10		10		10		ns
t _{RHR}	Read hold time after RAS low	10		10		15		ns

SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of distributed refresh

The last / first full refresh cycles (2K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of t_{NS} ≤ 32ms and t_{SN} ≤ 32 ms.



(2) In case of burst refresh

The last / first full refresh cycles (2K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of t_{NS} + t_{SN} ≤ 32 ms.



HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle (Note 31)

Symbol	Parameter	Limits						Unit
		M5M417805C-5,-5S		M5M417805C-6,-6S		M5M417805C-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWSR	W setup time before RAS low	10		10		10		ns
tWHR	W hold time after RAS low	10		10		15		ns


Note 31: The test mode function is initiated by a W and CAS before RAS cycle (WCBR cycle) as specified in timing diagram.

The test mode function is terminated by either a CAS before RAS refresh cycle (CBR refresh cycle) or a RAS only refresh cycle.

During the test mode, the device is internally organized as 16-bits wide (1M bytes depth). No addressing of CA0 is required.

During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 2-bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 2-bits, respectively. High state indicates that they are same. Low state indicates that they are not same.

During the test mode operation, only WCBR cycle can be used to perform refresh.




PRELIMINARY


Data is preliminary and a final specification
 shall be provided. Values are subject to change.


HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Timing Diagrams (Note 32)
Read Cycle



Note 32


 Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$

 Indicates the invalid output.

PRELIMINARY


HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Early Write Cycle



PRELIMINARY

Delay of Write Cycle




PRELIMINARY

Not for use in safety-related applications.
Some parameters may not be subject to design.

MITSUBISHI LSI
M5M417805CJ, TP-5, -6, -7, -5S, -6S, -7S


HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle




HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Hyper Page Mode Early Write Cycle



Hyper Page Mode Mix Cycle (1)



Hyper Page Mode Mix Cycle (2)




PRELIMINARY

MITSUBISHI LSIs
M5M417805CJ,TP-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (HI-Z control by \bar{W})




PRELIMINARY

MITSUBISHI LSIs
M5M417805CJ,TP-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


RAS-only Refresh Cycle




PRELIMINARY

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

CAS before RAS Refresh Cycle, Slow Refresh Cycle




Hidden Refresh Cycle (Read) (Note 33)



Note 33: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
 Timing requirements and output state are the same as that of each cycle shown above.
 In all cases tRSR and tRHR should be satisfied.

PRELIMINARY

Self Refresh Cycle




PRELIMINARY

Note: This is not a final specification. Some parameter limits and values may be subject to change without notice.

HYPER PAGE MODE 1677216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle



Note 34: This cycle can be used for initialized cycle after power-up, however entered into Test Mode.