

DESCRIPTION

The MP4651 is a high performance off-line LED driver designed for powering the LEDs especially for high power isolated application.

The MP465 1 u tilizes f ixed operating f requency PWM control. It outputs two 180 degree phase shifted driving signals for vario us external power stag es. Its enh anced 9V gate driver provides adequate driving capability for the external MOSFETs a nd directly drives th e external gate driving transformer.

The MP4651 implements fast and high contrast ratio PWM dimming to the LEDs. PW M dimming is controlled with either an external DC voltage or PWM signa I. The burst dimming frequency can be synchronized to an externa I synchronizing signal.

The Bu ilt-in fau It man agement fe atures include open LED protection, short LED protection, over voltage protection, and over temperature protection. The protection interface is flexible for various setups and is easy to use. MP465 1 integrates a delay timer to recover the system.

The MP465 1 is available in a 16-pin SOIC package.

FEATURES

- 9V Enhanced Gate Driver
- Programmable Fixed Operating Frequency
- Input Voltage Range from 9V to 30V
- DC or PWM Input Dimming Control
- Burst Dimming Frequency Synchronization
- Smart Fault Protection Interface
- Built-in Fault Management
- Built-in Delay Timer for System Recovery
- Available in a SOIC16 Package

APPLICATIONS


- LCD TV and LCD Monitor
- Flat Panel Video Displays
- LED Lighting Applications

For MPS green status, please visit MPS we bsite under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

The M P4651 i s covered b y U S Patents $6,683,422,\ 6,316,881,\$ and 6,114,814. Other Patents Pending.



SIMPLIFIED TYPICAL APPLICATION CIRCUIT



2




ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
MP4651ES	SOIC16	MP4651ES	-20°C to +85°C

* For Tape & Reel, add suffix -Z (e.g. MP4651ES-Z) For RoHS Compliant Packaging, add suffix -LF (e.g. MP4651ES-LF-Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Input Voltage V _{IN}	35V
GL, GR	0.3V to 10.7V
FB, SSD	5.8V to +5.8V
Other Pins	
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
	2.5W
Junction Temperature	150°C
Lead Temperature (Solder)	260°C
Operating Frequency	20kHz to 150kHz
Storage Temperature	-55°C to +150°C
Recommended Operating	Conditions (3)

Input Voltage V _{IN}	9V to 30V
Operating Frequency (Typical)	50kHz
Maximum Junction Temp. (T _J)	+125°C

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
SOIC16	80	30	.°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction tempe rature T J(MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Inte rnal thermal shutdo wn circuitr y protects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- Measured on JESD51-7, 4-layer PCB



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_{A} = +25°C, unless otherwise noted.

Parameter Sy	mbol	Condition	Min	Тур	Max	Units
Gate driver GL, GR						
Gate Pull-Down	R_{GD}			2		Ω
Gate Pull-Up	R_{GU}			4		Ω
Output Source Current	I _{SOURCE}			1		Α
Output Sink Current	I _{SINK}			2		Α
Maximum Duty Cycle	D _{MAX}			46%		
EN						
EN Turn On Threshold	V _{EN-ON}	2				V
EN Turn Off Threshold	V_{EN-OFF}				1	V
Internal Pull-down Resistor	R _{EN-IN}			60		kΩ
Brightness Dimming Control F	Range					
PWM Full Scale	V_{PWM}	DC input burst dimming	1.1	1.2	1.3	V
PWM Logic Input Threshold	$V_{\text{TH-PWM}}$	PWM dimming	1.6	1.9	2.2	V
PWM Logic Input Hysteresis	V _{TH-PWM-Hyst}	PWM dimming		0.1		V
Burst Frequency Set (BFS)	•	•				
Source Current	I _{SRC(BFS)}	V _{BFS} = 2V	120	140	170	μΑ
Lower Threshold	V _{V(BFS)}		2.2	2.4	2.6	V
Upper Threshold	V _{P(BFS)}		3.3	3.55	3.8	V
Supply Current						
Supply Current (Enabled)	I _{IN-EN}	No driver output		1.5	2.5	mA
Supply Current (Disabled)	I _{IN-OFF}	V _{IN} =30V			1	μA
Operating Frequency	f _O	25kΩ FSET to GND	46.5	50	53.5	kHz
Frequency Set Voltage	V_{FSET}		1.14	1.2	1.25	V
Output PWM Dimming Signal	for LED (PWM0	OUT)				
Logic High Voltage	$V_{H-PWMOUT}$	Normal Operation	5V	6	6.5V	V
Logic Low Voltage	$V_{L\text{-PWMOUT}}$	At Fault Condition, 25kΩ FSET to GND	0.1		0.6V	\
Output PWM Source Current	I _{SOURCE PWMOUT}	100pF on PWMOUT pin		3		mA
Output PWM Sink Current	I _{SINK PWMOUT}	100pF on PWMOUT pin		20		mA
LED Current Feedback (FB)						
Magnitude	V _{FB}		0.57	0.6	0.63	V
Input resistance	R _{FB IN}			30		kΩ
Over Voltage Protection (OVP)					•	
Over Voltage Protection Threshold	V _{TH(OVP)}		2.22	2.38	2.55	V



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12V, T_{A} = +25°C, unless otherwise noted.

Parameter	Symbol Co	nditio n	Min	Тур	Max U	nits
Fault Timer (FT)						
Threshold	$V_{th(FT)}$		2.2	2.4	2.6	V
Source Current	I _{SOURCE(FT)}			8		μA
Comp						
Clamp Voltage	V_{COMP}			0.60		V
Reference Current	I _{COMP+}			20		μA
Pull Down Current at Fault Condition	I _{COMP-FAULT}	Fault Mode is triggered		30		μA
Burst Frequency Synchroniz	ation (SYNC)		•			
High logic level	V _{SYNC-H}		1.4			V
Low logic level	V _{SYNC-L}				0.7	V
Pulse width	t _{sync}		6	10	20	μs
Synchronizing Frequency	f _{SYNC}	DC input burst dimming, Compared to the frequency f _{BFS} set by BFS pin R and C	110% 120%			
Fault Detection Threshold (S	SD, FB)		•			
SSD Threshold	V _{SSD}		2.22	2.36	2.55	V
SSD Detection Delay Time	T _{D SSD}			7		μs
FB threshold	V _{FB th}		1.1	1.2	1.3	V
FB Detection Delay Time	T _{D FB}			7		μs
Output Gate Driver (VCC)						
Voltage V	_{VCC} No	load	8.7	9.7	10.5	V
Current I	VCC			20		mA



PIN FUNCTIONS

Pin#	Name	Description
1 0\	/P	Over Voltage Protection. The output voltage is sensed by this pin through a voltage divider from the anode of the LED to ground. If the voltage at OVP exceeds 2.38V for 7us, the Fault Mode is triggered.
2 S\	(NC	Synchronization for the burst dimming frequency. Applying a synchronizing signal with a narrow pulse on this pin will synchronize the burst frequency on BFS pin. The frequency of the synchronizing signal should be higher than the frequency set by BFS pin.
3 SS	D	Short String Detection. A comparator is integrated in this pin for short string protection. If the voltage on this pin gets lower than 2.36V for 7us, the Fault Mode is triggered.
4 FE		LED Current Feedback Input. Connect this pin to the cathode of the LED and shunt a sense resistor to ground. The internal error amplifier sinks a current from the COMP pin proportional to the absolute value of the voltage at this pin. The average voltage at this pin is regulated to 0.6V reference voltage. The voltage on this pin is also used for short string detection. When the voltage on this pin gets higher than 1.2V for 7us, the IC recognizes this as short string condition and triggers the Fault Mode.
5	COMP	Feedback Compensation Node. Connect a compensation capacitor or a R-C network from this pin to GND.
6 FT		Fault Timer. Connect a timing capacitor from this pin to GND to set the fault timer to recover the system. When the voltage on this pin gets higher than the 2.38V threshold, the IC recovers.
7	PWMOUT	This pin outputs the PWM dimming signal to LED for fast dimming. At Fault Mode, the PWMOUT is pulled down.
8	FSET	Frequency Set. Connect a resistor from this pin to GND. This resistor sets the operating frequency of the MP4651. A 25kOhm resistor sets the operating frequency at typical 50kHz.
9 BF	s	Burst Frequency Set. Connect a resistor in parallel with a capacitor from BFS to GND. The resistor and capacitor programs the burst dimming frequency. If the burst dimming is to be controlled by an external PWM signal, pull up BFS to VCC through a $20k\Omega$ resistor and apply the PWM signal to the PWMIN pin.
10 P	WMIN	Burst-Mode (Digital) Brightness Control Input. For DC input burst dimming, the voltage range from 0 V to 1.2V at PWMIN linea rly sets the burst-mode duty cycle from 0 to 100%. For external PWM input di mming, directly apply the logic signal on this pin. The MP4651 has positive dimming polarity.
11	EN	Enable Input. Pull EN high to turn on the chip, and pull EN low to turn it off.
12	VIN	Supply voltage input.
13 V	СС	Linear Regulator Output and Bias Supply of the Gate Driver. It provides the supply for the gate driver and also the external control circuit, the typical value is 9.7V. Bypass VCC with a $1\mu F$ or larger ceramic capacitor.
14	GL	Driving signal output, 180 degree phase shifted of GR
15	GND	Ground.
16	GR	Driving signal output, 180 degree phase shifted of GL



BLOCK DIAGRAM




Figure 1—MP4651 Block Diagram



DESIGN INFORMATION

Steady State and Enable Control

The MP465 1 is a fixed operating frequency off-line LED driver, specifically designe d for the high power isolated applicat ions. Powered by 9V to 30V input supplies, the MP4651 outputs two 180 degree phase shifted driving signals for the external power stages. Its enhanced 9V gate driver provides adequate driving capability to the external MOSFETs and directly drives the external gate driving transformer.

The MP4651 utilizes Pulse Widt h Modulation control to the system. The operating frequency is set by a nexternal resistor connected from FSET pin to GND. The LED current is fe d back to FB pin and compared with internal 0.6V reference voltage. Together with the integrator compensation network on COMP pin, which is connected to the output of the error amplifier, the output LED current is accurately regulated. The voltage on COMP pin is compared with the internal of scillator and generates duty cycle modulated signals to control the external power switches.

The system power is controlled by EN pin. When the chip is enabled, the built-in regulator for VCC is powered up and the internal circuit starts.

Brightness Control

MP4651 implements burst dimming (digital brightness) of the LED. The MP4651 has a built-in burst oscillator which can gener ate a triang le waveform on the BFS p in. Burst dimming can be achieved by either a DC voltage input or extern al PWM signal.

When burst dimming with a DC input voltage, add a capacitor in parallel with a resistor on BF S pin to set the burst frequency and apply the DC voltage on the PWMIN pin to program the burst duty cycle.

The burst fr equency can be synchr onized to an external frequency. Applying a synchronizin g frequency signal with narrow pulse on SYNC pin can synchronize the burst frequency. The synchronizing frequency should be higher than the burst frequency set by the BF S pin. Please refer to SYNC pin description for details.

When burst dimming with external PWM signal, pull up BFS pin to VCC through a $20k\Omega$ resistor and apply the PWM signal on PWMIN pin.

Fast and High Contrast Ratio PWM Dimming

The MP465 1 implements fast and high contrast ratio PWM dimming to the WLED. The PW M dimming signal (controlled by a DC input voltage or direct PWM signal) is outputted on PWMOUT pin to drive the external MOSF ET in series with the LEDs, therefore the LED current rises up immediately when PWM dimming signal is effective.

The PWM dimming signal is a Iso u sed to disconnect the compensation network (on comppin, a capacitor or a R-C network) from the error amplifier at PWM off interval, and so that the compensation network voltage is hold at the is interval and gets nearly immediately to the steady state value when PWM signal is effective. It eliminates the control loop response time and drealizes fast dimming.

The MP4651 strictly controls the sequence of the driving signals. Both the sequence of GL and GR signals and the delay time between PW M dimming signal and driving signals are accurately fixed. Therefore, for each time of PWM dimming, the driving signals are exactly the same and so does the output power delivered to the load. It eliminates the possibility of flicker at small PW M dimming pulse and thus realizes the high contrast ratio PWM dimming.




Figure 2—Fast and High Contrast Ratio PWM Dimming



Fault Protection

System fault management facilitie s include the over voltage protection, short string protection and a delay timer for system recovery.

The output voltage is monitored by the OVP pin through a voltage divid er. Once the voltage on OVP pin exceeds 2.38V for 7us, the MP465 1 recognizes this as ope n condition and trigge rs Fault Mode.

The SSD pi n is used for short string detectio n. When the voltage on SSD pin get s lower than 2.36V for 7us, the MP4651 recognizes this a s short string condition and triggers the Fault Mode.

FB pin also functions a s short strin g protection. When the voltage on F B pin is hig her than 1.2V for 7us, the IC triggers the Fault Mode.

At Fault Mode, the outputs of the gate drivers GL and GR are disabled, the PWMOUT signal is pulled dow n and the COMP capacitor is discharged by a 30uA sourcing current. The fault timer is started. An 8uA current source charges the FT capacitor, and when FT voltage hits 2.38V, system recovers. It enables the output driving signals, releases the COMP, resets the fault flag and pulls down the FT pin.



APPLICATION INFORMATION

Pin 1 (OVP):

Over Voltage Protection: This pin is used for over voltage protection. T he output voltage monitored by this pin and when the voltage o this pin exceeds 2.38V for 7us, the Fault Mode is triggered.

Pin 3 (SSD):

Short String Detection: This pin is used for short string protection, when the voltage on this p gets lower than 2.36V for 7us, the I C treats it a s short string condition and triggers the Fault Mode.

Pin 4 (FB):

LED Current Feedback. This pin is used for LED current regulation. The voltage on this pin is regulated with 0.6V average value.

FB pin also functions a s short st ing protection. When the voltage on F B gets high er than 1.2 V for 7us, the IC triggers the Fault Mode.

Pin 5 (COMP):

This pin is u sed f or compensation. Connect a 1~47nF capacitor from COMP to GND. This cap should be X7R ceramic. The value of this cap determines the stability of the LED current regulation.

Pin 6 (FT):

Connect a capacitor from this pin to GND to set the fault timer. It sets the time to recover the system when a fault condition is detected.

$$T_{\text{FT}} = \frac{2.38 V \times C_{\text{FT}}}{8 u A}$$

A 10nF capacitor on FT sets the delay time around 3ms

Pin 8 (FSET):

Connect a resistor from this pin to GND to set the operating frequency (fo). The value for this resistor R1 is calculated by

$$R1 = \frac{1.25 \times 10^9}{f_0}$$

For R1 = 25k Ω , operating frequency will b e 50kHz.

Pin 7 (PWMOUT):

This pin out puts the burst dimming signal to the LED for fa st PWM di mming. Connect this pin directly to t he gate of t he dimming MOSF ET in series of the LED.

Pin 10 (PWMIN):

This pin is used for bur st brightness control. For DC input burst dimming, the DC voltage on this pin controls the burst percentage on the output. The signal is filteredor optimal operation. A voltage ranging from 0 to 1.2V on PWMIN programs t he burst dimming duty cycle from 0 to 100%.

For direct PWM burst di mming, Pull BFS high to VCC throu gh a 20k Ω resistor and conn ect PWMIN pin to a logic level PWM signal. Logic High is Burst On and a logic Low is Burst Off.

Pin 9 (BFS):

BFS pin is used to set the burst dimmin frequency. Connect a resistor (R BFS) in parallel with a capacitor (C_{BES}) on this pin to set the burst dimming frequency, as shown in figure 3.




Figure 3—Burst Mode with DC Input Voltage at PWMIN Pin

These values are determined as follows:

Set a percentage of the rising time, where:

$$D_{\text{fise}}^{t} = _{\text{rise}} \times f_{\text{Burst}}$$

 $D_{\text{rise}}^{t} = \ _{\text{rise}} \times f_{\text{Burst}}$ R_{BFS} and C_{BFS} are determined by:

$$R_{BFS} \approx -21.16k \left(\frac{1}{D_{rise}} \right) + 21.43k$$



$$C_{\text{BFS}} = \frac{1 - D_{\text{rise}}}{f_{\text{Burst}} \times R_{\text{BFS}} = 0.405}$$

For D_{rise} = 0.1, f_{Burst} = 200Hz, then R_{BFS} = 212k, C_{BFS} = 52nF

For direct PWM burst dimming, pull BFS high to VCC through a $20k\Omega$ resistor and apply the PWM signal to PWMIN pin.

Pin 2 (SYNC):

Burst frequency synchronization. This pin is use d to synchronize the burst dimming frequency. Applying a synchronizing frequency signal with small pulse will synchronize the burst frequency.




Figure 4—Synchronized DC Input Burst Dimming

Figure 4 shows the synchronized D C input burst dimming. The synchron izing signal is filtered by a high pa ss filter. Its r ising edge is caught and used for synchronizing the triangle waveform on

BFS pin. The synchronizing frequen cy should be higher than that set by BFS pin and the amplitude of the synchronizing sign al should be higher than 1.4V.

Table 1—Function Mode

Function	Pin Connection			
Function	PWM	SYNC		
Burst Mode with DC Input Voltage	0V to 1.2V	C _{BFS} , R _{BFS}	GND	
Burst Mode with DC Input Voltage and Synchronizing frequency	0V to 1.2V	C _{BFS} , R _{BFS}	R,C,D network	
Burst Mode with External PWM Source	PWM	To VCC through 20kΩ resistor	GND	

Burst Brightness Polarit y: 100% d uty cycle a t PWM voltage 1.2V.

Pin 11 (EN):

Pull this pin high to enable the chip, and pull it low to disable the chip.

Pin 12 (VIN):

Supply voltage input. Bypass the supply voltage with a 0.1uF or greater ceramic cap. This cap should be placed close to the IC.

Pin 13 (VCC):

This pin pro vides the gate driver supply voltage, its typical value is 9.7V. Connect a 1uF or greater ceramic ca pacitor on this pin to bypass the supply voltage. This voltage is also used to supply the external control circuit.

Pin 14(GL), Pin 16 (GR):


Gate driving signals out put. GL and GR are 180 degree pha se shifte d driving sign als. With it s enhanced driving capability, GL and GR are able to directly drive the externally MOSFET in the offline system through a gate driving transformer. Connect two 5 Ω resist ors in ser ies with GL and GR to reduce the EMI noise.

A 2.2nF Y capacitor is recommended to be placed bet ween the primary ref erence ground and secondary reference ground.




PACKAGE INFORMATION

SOIC16




TOP VIEW

RECOMMENDED LAND PATTERN



FRONT VIEW

SIDE VIEW



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AC.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are not infringed upon when integrating MPS product sinto any application. MPS will not assume any legal responsibility for any said applications.