

# Wideband, High-Slew Rate, Monolithic Op Amp

# **GE**0404

#### **APPLICATIONS:**

- fast A/D conversion
- line driving
- video distribution
- high-speed communications
- · radar, IF processors

#### **DESCRIPTION:**

The CLC404 is a high-speed, monolithic op amp that combines low power consumption (110mW typical, 120mW maximum) with superior large signal performance. Operating off of  $\pm$ 5V supplies, the CLC404 demonstrates a large-signal bandwidth (5V<sub>pp</sub> output) of 165MHz. The bandwidth performance, along with other speed characteristics such as rise and fall time (2.1ns for a 5V step), is nearly identical to the small signal performance since slew rate is not a limiting factor in the CLC404 design.

With its 175MHz bandwidth and 10ns settling (to 0.2%), the CLC404 is ideal for driving ultra-fast flash A/D converters. The 0.5° deviation from linear phase, coupled with -53dBc 2nd harmonic distortion and -60dBc 3rd harmonic distortion (both at 20MHz), is well suited for many digital and analog communication applications. These same characteristics, along with 70mA output current, differential gain of 0.07%, and differential phase at 0.03°, make the CLC404 an appropriate high-performance solution for video distribution and line driving applications.


Constructed using an advanced, complementary bipolar process and Comlinear's proven current feedback topologies, the CLC404 provides performance far beyond that of other monolithic op amps. The CLC404 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:

CLC404AJP	– 40°C to + 85°C	8-pin plastic DIP
CLC404AJE	– 40°C to + 85°C	8-pin plastic SOIC
CLC404AID	– 40°C to + 85°C	8-pin hermetic side-brazed
		ceramic DIP
CLC404A8D	- 55°C to + 125°C	8-pin hermetic side-brazed
		ceramic DIP, MIL-STD-883, Level B
CLC404ALC	- 55°C to + 125°C	
CLC404AMC	- 55°C to + 125°C	dice qualified to Method 5008,
		MIL-STD-883, Level B


Contact factory for other packages. DESC SMD number, 5962-90994.

## FEATURES (typical):

- 165MHz large signal bandwidth (5Vpp)
- 2600V/μs slew rate
   low power: 110mW
- low distortion: -53dBc at 20MHz
- 10ns settling to 0.2%
- 0.07% differential gain, 0.03° differential phase



January 1993




Comlinear Corporation • 4800 Wheaton Drive, Fort Collins, CO 80525 • (303) 226-0500 • FAX (303) 226-0564

DS404.05

PARAMETER	CONDITIONS	TYP	MAX & MIN RATINGS			UNITS	SYMBOL
Ambient Temperature	CLC404A8/AL/AM	+ 25°C	−55°C	+25°C	+125°C		
Ambient Temperature	CLC404AJ/AI	+25°C	-40°C	+25°C	+85°C		
FREQUENCY DOMAIN RESPO †-3dB bandwidth -3dB large signal	Vout<2V <sub>pp</sub> Vout<5V <sub>pp</sub>	175 165	>150 >140	>150 >140	>120 >110	MHz MHz	SSBW LSBW
gain flatness <sup>3</sup> † peaking † peaking † rolloff linear phase deviation	Vout<2V <sup>PP</sup> <40MHz >40MHz >75MHz DC to 75MHz	0 0 0.2 0.5	<0.4 <0.7 <1.0 <1.0	<0.3 <0.5 <1.0 <1.0	<0.4 <0.7 <1.3 <1.2	dB dB dB	GFPL GFPH GFR LPD
TIME DOMAIN RESPONSE		1					
rise and fall time settling time to $\pm 0.2\%$ overshoot slew rate (measured at A $_{\rm v}$ +2) $^{\rm t}$	2V step 5V step 2V step 2V step	2.0 2.1 10 5 2600	<2.4 <2.6 <15 <15 >2000	<2.4 <2.6 <15 <12 >2000	<2.9 <3.2 <15 <15 >2000	ns ns ns % V/μs	TRS TRL TS OS SR
† 2nd harmonic distortion † 3rd harmonic distortion equivalent input noise	SPONSE 2V <sub>pp</sub> , 20MHz 2V <sub>pp</sub> , 20MHz	-53 -60	<-40 <-50	<-45 <-50	<-45 <-50	dBc dBc	HD2 HD3
noise floor integrated noise differential gain <sup>2</sup> differential phase <sup>2</sup>	>1MHz 1MHz to 200MHz	-159 40 0.07 0.03	<-157 <45 —	<-157 <45 —	<-156 <50 —	dBm(1Hz) μV %	SNF INV DG DP
static, Dc Performance  * input offset voltage average temperature coeffic  * input bias current average temperature coeffic  input bias current average temperature coeffic  power supply rejection ratio  common mode rejection ratio  supply current	non-inverting cient inverting cient	2 30 15 150 15 150 52 50	<pre>&lt;±9.0 &lt;±50 &lt;±44 &lt;±275 &lt;±40 &lt;±275 &gt;45 &gt;44 &lt;12</pre>	<±5.0 — <±22 — <±18 — >48 >46 <12	<=10.0 <=50 <=22 <=200 <=22 <=200 >45 >44 <12	mV μV/°C μA nA/°C μA nA/°C dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
MISCELLANEOUS PERFORM non-inverting input output impedance output voltage range common mode input range fo output current	resistance capacitance at DC no load	1000 1 0.1 ±3.3 ±2.2 ±70 ±70	>250 <2 <0.3 >±2.8 >±1.4 >±35 >±30	>500 <2 <0.2 >±3.0 >±1.8 >±50 >±50	>1000 <2 <0.2 >±3.0 >±2.0 >±50 >±50	kΩ pF Ω V V mA mA	RIN CIN RO VO CMIR IO

V <sub>cc</sub>	±7V	rec	ommended	gain range:	+ 2 to + 21 1 to - 20	
output is short circuit protected to ground, but maximum reliability will be				3	,	
			TES:			
maintained if I <sub>out</sub> does not e	exceed 70mA		AI, AJ	100% tested at + 25°C,	sample at + 85°C.	
common mode input voltage	$\pm V_{cc}$	†	AJ	Sample tested at + 25°C	D. `	
differential input voltage	10 <b>V</b>	t	Al	100% tested at + 25°C.		
junction temperature	+ 175°C	•	A8	100% tested at + 25°C,	– 55°C, + 125°C.	
operating temperature range		t	A8	100% tested at + 25°C,	sample - 55°C, + 125°C.	
Al/AJ:	- 40°C to + 85°C	•	SMD	Sample tested at + 25°C	C, - 55°C, + 125°C.	
A8/AM/AL:	– 55°C to + 125°C	•	AL, AM	100% wafer probe teste	d at + 25°C to + 25°C.	
storage temperature range	− 65°C to + 150°C			min/max specifications.		
lead solder duration (+ 300°C)	10 sec					
		note 1:		See the text on the back	k page of the datasheet.	
			te 2:	Differential gain and phase measured at $A_v + 2$ , $R_f 500\Omega$ ,		
					t video signal, 0-100 IRE, 40 IRE <sub>pp</sub> ,	
			_		oad and 3.58MHz. See text.	
		not	te 3:	Gain flatness tests are p	performed from 0.1MHz.	

Error






Figure 1: recommended non-inverting gain circuit

#### **Slew Rate**

Slew rate limiting is a nonlinear response which occurs in amplifiers when the output voltage swing approaches hard, abrupt limits in the speed at which it can change. In most applications, this results in an easily identifiable "slew rate" as well as a dramatic increase in distortion for large signal levels. The CLC404 has been designed to provide enough slew rate to avoid slew rate limiting in almost all circuit configurations. The large signal bandwidth of 165MHz, therefore, is nearly the same as the 175MHz small signal bandwidth. The result is a low-distortion, linear system for both small signals and large signals.

Slew rate and large signal performance in the CLC404 can best be understood by first comparing the small and large signal performance plots at a gain of +6. In the CLC404, there is almost no difference between large and small signal performance at this gain. Large signal performance in the CLC404 at a gain of +6 is not slew rate limited. (In an amplifier which is slew limiting, the large signal response rolloff has an abrupt break indicating the onset of slew rate limitation.)

The CLC404 reaches slew rate limits only for low non-inverting gains. In other words, slew rate limiting is constrained by common mode voltage swings at the input. (This is different from traditional slew rate constraints.) The large-signal frequency response plot at a gain of +2 shows a break in the response, which shows that slew rate limit has been reached. Note also that the frequency response plots at gain of +21 show that the large signal and small signal responses are nearly identical.

#### **Differential Gain and Phase**

Differential gain and phase are measurements useful primarily in composite video channels. Differential gain and phase are measured by monitoring the gain and phase of a high frequency carrier (3.58MHz for NTSC composite video) as the output of the amplifier is swept over a range of DC voltages. Any changes in gain and phase at the carrier frequency are the desired measurement, differential gain and phase.

Specifications for the CLC404 include differential gain and phase. The test signals used are based on a  $1V_{pp}$  video level. Test conditions used are the following:

DC sweep range: 0 to 100 IRE units (black to white)
Carrier: 3.58MHz at 40 IRE units peak to peak

The amplifier is specified for a gain of  $\pm 2$ , and  $\pm 150\Omega$  load (for a backmatched 75 $\Omega$  system). IRE amplitudes are referred to 75 $\Omega$  at the load of a video system. This is a




Figure 2: recommended inverting gain circuit

different condition from the rest of the specifications  $(A_v = +6, R_l = 100\Omega)$ .

#### Source Impedance

For best results, source impedance in the non-inverting circuit configuration (see Figure 1) should be kept below  $3k\Omega$  Above  $3k\Omega$  it is possible for oscillation to occur, depending on other circuit parasitics. Depending on the signal source, a resistor with a value of less than  $3k\Omega$  may be used to terminate the non-inverting input to ground.

#### Feedback Resistor

In current-feedback op amps, the value of the feedback resistor plays a major role in determining amplifier dynamics. It is important to select the correct value resistor. The CLC404 provides optimum performance with a  $500\Omega$  feedback resistor. Furthermore, the specifications shown on the previous pages are valid only when a  $500\Omega$  feedback resistor is used. Selection of an incorrect value can lead to severe rolloff in frequency-response (if the resistor value is too large) or peaking or oscillation (if the value is too low). See Comlinear application notes AN and AN 300-1 for a complete discussion of current feedback.

### **Printed Circuit Layout**

As with any high frequency device, a good PCB layout will enhance performance. Ground plane construction and good power supply bypassing close to the package are critical to achieving full performance. In the non-inverting configuration, the amplifier is sensitive to stray capacitance to ground at the inverting input. Hence, the inverting node connections should be small with minimal coupling to the ground plane. Shunt capacitance across the feedback resistor should not be used to compensate for this effect.

Parasitic or load capacitance directly on the output will introduce additional phase shift in the loop degrading the loop phase margin and leading to frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs on the preceding page illustrate the required resistor value and resulting performance vs. capacitance.

Precision buffed resistors (PRP8351 series from Precision Resistive Products) with low parasitic reactances were used to develop the data sheet specifications. Precision carbon composition resistors will also yield excellent results. Standard spirally-trimmed RN55D metal film resistors will work with a slight decrease in bandwidth due to their reactive nature at high frequencies.

Evaluation PC boards (part number 730013 for throughhole and 730027 for SOIC) for the CLC404 are available.