


General Description


These dual N and P-channel enhancement mode power field effect transistors are produced using TY's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. These devices are particularly suited for low voltage, low current, switching, and power supply applications.

Features

- N-Channel 0.51A, 50V, $R_{DS(ON)} = 2\Omega$ @ $V_{GS} = 10V$
- P-Channel -0.34A, -50V. $R_{DS(ON)} = 5\Omega$ @ $V_{GS} = -10V$.
- High density cell design for low $R_{DS(ON)}$.
- Proprietary SuperSOT™-6 package design using copper lead frame for superior thermal and electrical capabilities.
- High saturation current.



SuperSOT™-6



Absolute Maximum Ratings

$T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units	
V_{DSS}	Drain-Source Voltage	50	-50	V	
V_{GSS}	Gate-Source Voltage - Continuous	20	-20	V	
I_D	Drain Current - Continuous - Pulsed	0.51	-0.34	A	
		1.5	-1		
P_D	Maximum Power Dissipation	0.96		W	
		0.9			
		0.7			
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		°C	

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units	
OFF CHARACTERISTICS								
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	N-Ch	50			V	
		V _{GS} = 0 V, I _D = -250 μA	P-Ch	-50				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 40 V, V _{GS} = 0 V	N-Ch			1	μA	
		T _J = 125°C				500		
		V _{DS} = -40 V, V _{GS} = 0 V	P-Ch			-1		
		T _J = 125°C				-500		
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	All			100	nA	
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	All			-100	nA	
ON CHARACTERISTICS (Note 2)								
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA	N-Ch	1	1.9	2.5	V	
		T _J = 125°C		0.8	1.5	2.2		
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = V _{DS} , I _D = -250 μA	P-Ch	-1	-2.5	-3.5	Ω	
		T _J = 125°C		-0.8	-2.2	-3		
		V _{GS} = 10 V, I _D = 0.51 A	N-Ch		1	2		
		T _J = 125°C			1.7	3.5		
		V _{GS} = 4.5 V, I _D = 0.35 A	P-Ch		1.6	4		
		V _{GS} = -10 V, I _D = -0.34 A			2.5	5		
		T _J = 125°C			4	10		
		V _{GS} = -4.5 V, I _D = -0.25 A			5.3	7.5		
I _{D(on)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 10 V	N-Ch	1.5			A	
		V _{GS} = -10 V, V _{DS} = -10 V	P-Ch	-1				
g _{fs}	Forward Transconductance	V _{DS} = 10 V, I _D = 0.51 A	N-Ch		400		mS	
		V _{DS} = -10 V, I _D = -0.34 A	P-Ch		250			
DYNAMIC CHARACTERISTICS								
C _{iss}	Input Capacitance	N-Channel V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		20		pF	
			P-Ch		40			
C _{oss}	Output Capacitance		N-Ch		13		pF	
			P-Ch		13			
C _{rss}	Reverse Transfer Capacitance		N-Ch		5		pF	
			P-Ch		4			

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameters	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(on)}$	Turn - On Delay Time	N-Channel $V_{DD} = 25 \text{ V}$, $I_D = 0.25 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_{GEN} = 25 \Omega$ P-Channel $V_{DD} = -25 \text{ V}$, $I_D = -0.25 \text{ A}$, $V_{GS} = -10 \text{ V}$, $R_{GEN} = 25 \Omega$	N-Ch		6	20	nS
t_r	Turn - On Rise Time		P-Ch		14	20	
$t_{D(off)}$	Turn - Off Delay Time		N-Ch		6	20	
t_f	Turn - Off Fall Time		P-Ch		6	20	
Q_g	Total Gate Charge		N-Ch		11	20	
Q_{gs}	Gate-Source Charge		P-Ch		13	20	
Q_{gd}	Gate-Drain Charge		N-Ch		5	20	
			P-Ch		6	20	
DRAIN-SOURCE DIODE CHARACTERISTICS							
I_s	Maximum Continuous Source Current	$V_{DS} = 25 \text{ V}$, $I_D = 0.51 \text{ A}$, $V_{GS} = 10 \text{ V}$	N-Ch			0.51	A
			P-Ch			-0.34	
I_{SM}	Maximum Pulse Source Current (Note 2)	$V_{DS} = -25 \text{ V}$, $I_D = -0.34 \text{ A}$, $V_{GS} = -10 \text{ V}$	N-Ch			1.5	A
			P-Ch			-1	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_s = 0.51 \text{ A}$ (Note 2)	N-Ch		0.8	1.2	V
		$V_{GS} = 0 \text{ V}$, $I_s = -0.34 \text{ A}$ (Note 2)	P-Ch		-0.8	-1.2	


Notes:

1. R_{JJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JJC} is guaranteed by design while R_{JCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{JJA}(t)} = \frac{T_J - T_A}{R_{JJC} \times R_{OCA}(t)} = I_D^2(t) \times R_{DS(ON)} @ T_J$$

Typical R_{JJA} for single device operation using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

- a. 130°C/W when mounted on a 0.125 in² pad of 2oz copper.
- b. 140°C/W when mounted on a 0.005 in² pad of 2oz copper.
- c. 180°C/W when mounted on a 0.0015 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%.