



KERSEMI

PD - 95066A



IRFR024NPbF IRFU024NPbF

- Ultra Low On-Resistance
- Surface Mount (IRFR024N)
- Straight Lead (IRFU024N)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	17	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	12	
I_{DM}	Pulsed Drain Current ①⑥	68	
$P_D @ T_C = 25^\circ C$	Power Dissipation	45	W
	Linear Derating Factor	0.30	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②⑥	71	mJ
I_{AR}	Avalanche Current ①	10	A
E_{AR}	Repetitive Avalanche Energy ①	4.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑥	5.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	3.3	°C/W
$R_{\theta JA}$	Case-to-Ambient (PCB mount)**	—	50	
$R_{\theta JA}$	Junction-to-Ambient	—	110	

** When mounted on 1" square PCB (FR-4 or G-10 Material).


For recommended footprint and soldering techniques refer to application note #AN-994




KERSEMI

IRFR/U024NPbF

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.052	—	V°C	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	—	0.075	Ω	$V_{GS} = 10V, I_D = 10\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
g_f	Forward Transconductance	4.5	—	—	S	$V_{DS} = 25\text{V}, I_D = 10\text{A}$ ⑥
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS} = 55\text{V}, V_{GS} = 0V$
		—	—	250		$V_{DS} = 44\text{V}, V_{GS} = 0V, T_J = 150^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	20	nC	$I_D = 10\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	5.3		$V_{DS} = 44\text{V}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	7.6		$V_{GS} = 10V, \text{See Fig. 6 and 13}$ ④⑥
$t_{d(on)}$	Turn-On Delay Time	—	4.9	—	ns	$V_{DD} = 28\text{V}$
t_r	Rise Time	—	34	—		$I_D = 10\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	19	—		$R_G = 24\Omega$
t_f	Fall Time	—	27	—		$R_D = 2.6\Omega, \text{See Fig. 10}$ ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact ⑤
L_S	Internal Source Inductance	—	7.5	—		
C_{iss}	Input Capacitance	—	370	—	pF	$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	140	—		$V_{DS} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	65	—		$f = 1.0\text{MHz}, \text{See Fig. 5}$

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	17 ⑤	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	68		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 10\text{A}, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	56	83	ns	$T_J = 25^\circ\text{C}, I_F = 10\text{A}$
Q_{rr}	Reverse Recovery Charge	—	120	180	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑥
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating: pulse width limited by max. junction temperature. (See fig. 11)
- ② $V_{DD} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 1.0\text{mH}$ $R_G = 25\Omega$, $I_{AS} = 10\text{A}$. (See Figure 12)
- ③ $I_{SD} \leq 10\text{A}$, $dI/dt \leq 280\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ This is applied for I-PAK, L_S of D-PAK is measured between lead and center of die contact.
- ⑥ Uses IRFZ24N data and test conditions.



KERSEMI

IRFR/U024NPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRFR/U024NPbF




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area



KERSEMI

IRFR/U024NPbF




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



KERSEMI

IRFR/U024NPbF




Fig 12a. Unclamped Inductive Test Circuit





Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit



KERSEMI

IRFR/U024NPbF

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETs

IRFR/U024NPbF

D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MN.	MAX.	MN.	MAX.		
A	2.18	2.39	.066	.094		
A1		.015		.005		
b	.64	.69	.025	.038	5	
b1	.64	.79	.025	.031	5	
b2	.76	1.14	.030	.045		
b3	4.95	5.46	.195	.215		
c	.46	.61	.018	.024	5	
c1	.41	.56	.016	.022	5	
c2	.046	.059	.018	.035	5	
D	5.97	6.22	.235	.245	6	
D1	5.21	—	.205	—	4	
E	6.35	6.73	.250	.265	6	
E1	4.32	—	.170	—	4	
e	2.29	—	.090	.095		
H	9.40	10.41	.370	.410		
L	1.40	1.78	.055	.070		
L1	2.74	REF.	.108	REF.		
L2	0.051	BSC	.020	.025		
L3	.059	1.27	.035	.050		
L4		1.02		.040		
L5	1.14	1.52	.045	.060		
theta	0°	10°	0°	10°		
phi	0°	15°	0°	15°		

NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN L5.
- 4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND .010 [0.254] FROM THE LEAD TIP.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

LEAD ASSIGNMENTS

HEXFET

- 1.— GATE
- 2.— DRAIN
- 3.— SOURCE
- 4.— DRAIN

IGBTs, CoPACK

- 1.— GATE
- 2.— COLLECTOR
- 3.— Emitter
- 4.— COLLECTOR

3


D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120
WITH ASSEMBLY
LOT CODE 1234
ASSEMBLED ON WW 16, 1999
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position
indicates "Lead-Free".

INTERNATIONAL
RECTIFIER
LOGO

ASSEMBLY
LOT CODE




PART NUMBER

DATE CODE
YEAR 9 = 1999
WEEK 16
LINE A

OR

INTERNATIONAL
RECTIFIER
LOGO

ASSEMBLY
LOT CODE



PART NUMBER

DATE CODE
P = DESIGNATES LEAD-FREE
PRODUCT (OPTIONAL)
YEAR 9 = 1999
WEEK 16
A = ASSEMBLY SITE CODE




KERSEMI

IRFR/U024NPbF

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
2. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
4. THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
5. LEAD DIMENSION UNCONTROLLED IN L3.
6. DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
7. OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA,
8. CONTROLLING DIMENSION : INCHES.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	0.086	.094	
A1	0.89	1.14	0.035	0.045	
b	0.64	0.89	0.025	0.035	
b1	0.64	0.79	0.025	0.031	4
b2	0.76	1.14	0.030	0.045	
b3	0.76	1.04	0.030	0.041	
b4	5.00	5.46	0.195	0.215	4
c	0.46	0.61	0.018	0.024	
c1	0.41	0.56	0.016	0.022	
c2	.046	0.86	0.018	0.035	
D	5.97	6.22	0.235	0.245	3, 4
D1	5.21	—	0.205	—	4
E	6.35	6.73	0.250	0.265	3, 4
E1	4.32	—	0.170	—	4
e	2.29		0.090 BSC		
L	8.89	9.60	0.350	0.380	
L1	1.91	2.29	0.075	0.090	
L2	0.89	1.27	0.035	0.050	
L3	1.14	1.52	0.045	0.060	5
b1	0"	15'	0"	15"	

LEAD ASSIGNMENTS

- HEXFET
 1.- GATE
 2.- DRAIN
 3.- SOURCE
 4.- DRAIN



SECTION A-A


I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
 WTH ASSEMBLY
 LOT CODE 5678
 ASSEMBLED ON VW 19, 1999
 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line
 position indicates "Lead-Free"

INTERNATIONAL
 RECTIFIER
 LOGO

ASSEMBLY
 LOT CODE




PART NUMBER
 DATE CODE
 YEAR 9 = 1999
 WEEK 19
 LINE A

OR

INTERNATIONAL
 RECTIFIER
 LOGO

ASSEMBLY
 LOT CODE




PART NUMBER
 DATE CODE
 P = DESIGNATES LEAD-FREE
 PRODUCT (OPTIONAL)
 YEAR 9 = 1999
 WEEK 19
 A = ASSEMBLY SITE CODE

IRFR/U024NPbF


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.