
www.DataSheet4U.com



V53C400 HIGH PERFORMANCE, LOW POWER 4M X 1 BIT FAST PAGE MODE CMOS DYNAMIC RAM

PRELIMINARY

0.4 mA

HIGH PERFORMANCE V53C400	70/70L	80/80L	10/10L
Max. RAS Access Time, (t _{RAC})	70 ns	80 ns	100 ns
Max. Column Address Access Time, (t _{CAA})	35 ns	40 ns	50 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	50 ns	55 ns	65 ns
Min. Read/Write Cycle Time, (t _{RC})	130 ns	150 ns	180 ns

0.4 mA

Features -

- 4M x 1-bit organization
- RAS access time: 70,80,100 ns

Max. CMOS Standby Current, (IDD6)

- Low power dissipation
 - V53C400-10
 - Operating Current 70 mA max.
 - TTL Standby Current 2.0 mA max.
- Low CMOS Standby Current
 - V53C400 1.0 mA max.
 - V53C400L 0.4 mA max.
- Battery Back-up Mode (V53C400L Only)
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability
- Refresh Interval
 - V53C400 1024 cycles/16ms
 - V53C400L 1024 cycles/64ms
- On-chip substrate bias generator
- Fast Page Mode for a sustained data rate greater than 20 MHz
- Available in 26/20 pin SOJ package (300 mil)

Description

The Vitelic V53C400 is a high speed 4,194,304x1 bit CMOS dynamic random access memory. Fabri-

cated with Vitelic's VICMOS V technology, the V53C400 offers a combination of features: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request, extended refresh for very low data retention power (V53C400L).

0.4 mA

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 1024 bits within a row with cycle times as short as 50 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C400 ideally suited for graphics, digital signal processing and high performance computing systems.


The V53C400L offers a maximum data retention power of 3.3 mW when operating in CMOS standby mode and performing RAS-only or CAS-before-RAS refresh cycles.


Device Usage Chart

Operating	Package Outline		Access Tim	e (ns)	Pov	ver	_
Temperature Range	κ	70	80	100	Low	Std.	Temperature Mark
0°C to 70 °C	•	•	•	•	•	•	Blank


V53C400 Rev. 01 September 1991








26/20 Lead SOJ Package PIN CONFIGURATION Top View



LOGIC SYMBOL



Pin Names

A ₀ -A ₁₀	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
D _{IN}	Data Input
D _{OUT}	Data Output
V _{DD}	+5V Supply
V _{ss}	0V Supply
NC	No Connect

Absolute Maximum Ratings*

Ambient Temperature

Under Bias	10°C to +80°C
Storage Temperature (plastic)	-55°C to +125°C
Voltage Relative to V _{SS}	1.0 V to +7.0 V
Data Out Current	
Power Dissipation	1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.

Capacitance*


 $T_A = 25$ °C, $V_{DD} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$


Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address		6	рF
C _{IN2}	RAS, CAS, WE	_	7	pF
C _{OUT}	D _{IN} /D _{OUT}	_	7	pF

^{*}Note: Capacitance is sampled and not 100% tested




Biock Diagram





DC and Operating Characteristics (1-2) $T_A = 0$ °C to 70°C, $V_{DD} = 5$ V ± 10%, $V_{SS} = 0$ V, unless otherwise specified.

			V53	C400	V53C	400L			
Symbol	Parameter	Access Time	Min.	Max.	Min.	Max.	Unit	Test Conditions	Notes
l _{Li}	Input Leakage Current (any input pin)		-10	10	-10	10	μА	$V_{SS} \le V_{IN} \le V_{DD}$	
l _{LO}	Output Leakage Current (for High-Z State)		-10	10	-10	10	μА	$\frac{V_{SS} \le V_{OUT} \le V_{DD}}{RAS, \overline{CAS}}$ at V_{H}	
		70		90		90			
I _{DD1}	V _{DD} Supply Current,	80		80		80	mA	t _{RC} = t _{RC} (min.)	1, 2
	Operating	100		70		70			
I _{DO2}	V _{DD} Supply Current, _▼ TTL Standby			2.0		2.0	mA	RAS, CAS at V _{IH} other inputs ≥ V _{SS}	
		70		90		90			
l _{DD3}	V _{DD} Supply Current, RAS-Only Refresh	80		80		80	mA	t _{RC} = t _{RC} (min.)	2
	HAS-Only Refresh	100		70		70			
I _{DD4}	V _{DD} Supply Current,	70	X, ,	80		80			
	Fast Page Mode	80		70		70	mA	Minimum Cycle	1, 2
	Operation	100	ata	60	et41	60	m		
I _{DD5}	V _{DD} Supply Current, Standby, Output Enabled			5		4	mA	RAS=V _{IH} , CAS=V _{IL} other inputs ≥ V _{SS}	
l ^{DD6}	V _{DD} Supply Current, CMOS Standby			1		0.4	mA	$\overline{RAS} \ge V_{DD} - 0.2 \text{ V}$ $\overline{CAS} \ge V_{DD} - 0.2 \text{ V}$ other inputs $\ge V_{SS}$	
I _{DD7}	Battery Back-up Data Retention Current (Only V53C400L)			N.A.		0.6	mA	CAS-Before-RAS Refresh cycle t _{RC} = 62.5 μs CMOS clock levels	18
V _{IL}	Input Low Voltage		-1.0	0.8	-1.0	0.8	٧		3
V _{IH}	Input High Voltage		2.4	V _{DD} +1	2.4	V _{DD} +1	٧		3
V _{OL}	Output Low Voltage			0.4		0.4	٧	I _{OL} = 4.2 mA	
V _{OH}	Output High Voltage		2.4		2.4			I _{OH} = −5 mA	



AC Characteristics


 T_A = 0°C to 70°C, V_{DD} = 5 V ±10%, V_{SS} = 0 V, unless otherwise noted

				7	0/L	8	0/L	1	10/L		
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	t _{ras}	RAS Pulse Width	70	75K	80	75K	100	75K	ns	
2	t _{RL2RL}	t _{RC}	Read or Write Cycle Time	130		150		180		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	50		60		70		ns	
4	t _{AVRL2}	^t asr	Row Address Setup Time	0		0		0		ns	
5	t _{RL1AX}	t _{RAH}	Row Address Hold Time	10		10		15		ns	
6	t _{AVRH1} +	t _{CAR}	Column Address to RAS Setup Time	35		40		50		ns	
7	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	15	35	15	40	20	50	ns	4
8	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0		0		0		ns	
9	t _{CL1AX}	t _{CAH}	Column Address Hold Time	15		15		20		ns	
10	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	20	50	20	60	25	75	ns	5
11	t _{RL1QV}	t _{RAC}	Access Time from RAS		70		80		100	ns	6,7,8
12	t _{AVQV}	^t CAA	Access Time from Column Address		35		40		50	ns	8,9,10
13	t _{CL1QV}	t _{CAC}	Access Time from CAS		20		20		25	ns	8,10
14	t _{CL1CH1(R)}	t _{CAS(R)}	CAS Pulse Width in Read Cycle	20		20		25		ns	
15	t _{CL1RH1(R)}	t _{RSH(R)}	RAS Hold Time (Read Cycle)	20		20		25		ns	
16	twh2CL2	t _{RCS}	Read Command Setup Time	0		0		0		ns	
17	^t CH2WX	t _{RCH}	Read Command Hold Time Referenced to CAS	0		0		0		ns	11
18	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	0		0		0		ns	11
19	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	5		5		10		ns	
20	t _{CH2QX}	t _{OFF}	Output Buffer Turn Off Delay	0	15	0	20	0	25	ns	12




AC Characteristics (Cont'd.)

				7	0/L	8	0/L	10/L			Meta-
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
21	t _{CH2QV}	t _{OH}	Data Hold Time from CAS	0		0		0		ns	11
22	t _{WL1WH1}	t _{WP}	Write Pulse Width	10		15		20		ns	
23	t _{CH2CL2}	t _{CP}	CAS Precharge Time	10		10		10		ns	
24	t _{RL1AX}	t _{AR}	Column Address Hold Time from RAS	55		60		75		ns	
25	t _{CL1CH1(W)}	t _{CAS(W)}	CAS Pulse Width in Write Cycle	20		20		25		ns	
26	t _{CL1ŘH1(W)}	t _{RSH(W)}	RAS or CAS Hold Time in Write Cycle	20		20		25		ns	
27	t _{RL1WH1}	^t wcr	Write Command Hold Time from RAS	55		60		75		ns	
28	tWL1CL2	twcs	Write Command Setup Time	0		0		0		ns	13,14
29	t _{CL1WH1}	^t wch	Write Command Hold Time	10	et4	15	con	20		ns	
30	t _{DVWL2}	t _{DS}	Data In Setup Time	0		0		0		ns	15
31	twH1DX	тон	Data In Hold Time	15		15		20		ns	15
32	t _{RL1DX}	t _{DHR}	Data in Hold Time Referenced to RAS	55		60		75		ns	
33	t _{RL2RL2} (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	155		175		210		ns	
34	t _{RL1RH1} (RMW)	t _{RRW}	Read-Modify-Write Cycle RAS Pulse Width	95		105		130		ns	
35	t _{RL1WL2}	t _{RWD}	RAS to WE Delay Time Read-Modify-Write Cycle	70		80		100		ns	13
36	t _{CL1WL2}	tcwD	CAS to WE Delay	20		20		25		ns	13
37	^t AVWL2	t _{AWD}	Column Address to WE Delay	35		40		50		ns	13
38	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge		40		45		55	ns	17
39	t _{CL2CL2(R)}	t _{PC}	Fast Page Mode Read or Write Cycle Time	50		55		65		ns	



AC Characteristics (Cont'd.)

			Barranakan	7	0/L	80)/L	10	D/L	l lait	Notes
#	JEDEC Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	NOTAS
40	t _{CL2CL2}	t _{PCM} (RMW)	Fast Page Mode Read- Modify-Write Cycle Time	75		80		95		ns	
41	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	20		20		25		ns	
42	t _{WL1CH1}	tcwL	Write Command to CAS Lead Time	20		20		25		ns	
43	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	5		5		5		ns	
44	t _{CL1RL2}	t _{CSR}	CAS Setup Time CAS-before-RAS Refresh	5		5		5		ns	
45	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Cycle	15		15		15		ns	
46	t _{RL1CH1}	t _{CSH}	CAS Hold Time	70		80		100		ns	
47	t _{WH2RL2}	t _{WRP}	WE to RAS precharge time (CAS-Before-RAS Refresh cycle)	10	1 Δ	10	or	10		ns	
48	t _{RL1WL2}	^t wRH	WE Hold Time from RAS (CAS-Before-RAS Refresh Cycle)	10		10		10		ns	
49	t _{WL1RL2}	^t wsr	RAS to WE set-up Time (Test Mode)	10		10		10		ns	20, 21
50	t _{RL1WH1}	t _{whr}	RAS to WE hold Time (Test Mode)	10		10		10		ns	20, 21
51	t _T	t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	16
52		t _{REF}	Refresh Interval (1024 Cycles)		16		16		16	ms	19
53		t _{REF}	Refresh Interval V53C400L Only (1024 Cycles, t _{RC} = 62.5 μs)		64		64		64	ms	18,19




Notes:


- I_{DD} is dependent on output loading when the device output is selected. Specified I_{DD} (max.) is measured with the output open.
- I_{DD} is dependent upon the number of address transitions. Specified I_{DD} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to −1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) ≥ V_{SS} and V_{IH} (max.) ≤ V_{DD}.
- 4. Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
- t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
- Assumes that t_{RAD} ≤t_{RAD} (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
- Assumes that t_{RCD} ≤t_{RCD} (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 8. Measured with a load equivalent to two TTL inputs and 100 pF.
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max.).
- 10. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP}
- 11. Either t_{RRH} or t_{RCH} must be satisified for a Read Cycle to occur.
- t_{OFF} and t_{ON} define the time at which D_{OUT} reaches an open circuit condition and are not referenced to the output voltage level.
- 13. twcs, t_{RWD}, t_{AWD} and t_{CWD} are not restrictive operating parameters.
- 14. t_{wcs} (min.) must be satisfied in an Early Write Cycle.
- 15. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
- 16. t_T is measured between V_{IH} (min.) and V_{IL} (max.). AC-measurements assume $t_T = 5$ ns.
- 17. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 18. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
- 19. This is battery backup data retention mode under CAS-before-RAS refresh cycles.

$$\begin{split} t_{RC} &= 62.5~\mu\text{s}~(62.5~\mu\text{s}~x~1024 = 64~\text{ms}) \\ t_{RAS} &= t_{RAS}~(\text{min})~\text{to}~1~\mu\text{s} \\ \text{Input voltages} : \overline{RAS}~\text{and}~\overline{CAS} & V_{IH} > V_{DD} - 0.2~\text{V} \\ & V_{IL} < 0.2~\text{V} \\ \overline{\text{WE}}~\text{and}~\overline{OE} & V_{IN} > V_{DD} - 0.2~\text{V} \\ & \text{All other inputs at stable} ~V_{IH}~\text{or}~V_{II} \end{split}$$


- 20. The test mode is initiated by performing a WE and CAS-before-RAS cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bits parallel testing function.
 - RA₁₀, CA₁₀, CA₀ are not used. In the read cycle, if two internal bits on one I/O pin are equal, the I/O pin will indicate a high level. If internal bits on one I/O are not equal, then the I/O pin will indicate a low level. The test mode is cleared and the memory device returned to its normal operational state by performing a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 21. In a test mode read cycle, the value of access time parameters is delayed by 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value (5 ns) to the specified value in this data sheet.



Waveforms of Read Cycle




Waveforms of Early Write Cycle at a Sheet 4U.com




1002 02 www.DataSheet4U.com











www.DataSheet4U.com




Waveforms of Read-Modify-Write Cycle




Waveforms of RAS-Only Refresh Cycle




Waveforms of Fast Page Mode Read-Modify-Write Cycle






Waveforms of CAS-before-RAS Refresh Cycle




Waveforms of Hidden Refresh Cycle (Read)




www.DataSheet4U.com




Waveforms of Hidden Refresh Cycle (Write)




Test Mode Initiation Cycle




www.DataSheet4U.com



Waveforms of CAS-Before-RAS Refresh Counter Test Cycle





Functional Description

The V53C400 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C400 reads and writes data by multiplexing a 22-bit address into an 11-bit row and an 11-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address flows through an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing \overline{RAS} low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal high during a RAS/CAS operation. The column address must be held for a minimum time specified by t_{AR} . Data Out becomes valid only when t_{RAC} , t_{CAA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between t_{RAC} , t_{CAA} and t_{CAC} . For example, the access time is limited by t_{CAA} when t_{RAC} (min.) and t_{CAC} (min.) are both satisfied.

Write Cycle

A Write cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The write can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In a CAS-controlled Write Cycle when the leading edge of WE occurs prior to the CAS low transition, the output (D_{OUT}) pin will be in the High-Z state at the beginning of the Write function. Ending the Write with RAS or CAS will maintain the output in the High-Z state.

Refresh Cycle

To retain data, 1024 Refresh Cycles are required in each 16 ms period. There are two ways to Refresh the memory:

- By selecting all 1024 address combinations of A0 through A9 each 16 ms, a refresh of all rows is completed. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C400 will use the output of an internal 10-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, D_{OUT} will remain in the High-Z state during the cycle.


A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter. The user can use the counter test mode to write consecutive data patterns (1024 Write cycles) and then verify the written data by applying 1024 consecutive Read cycles. In this mode, the V53C400 ignores external row/column addresses and takes the output from the internal counter instead.

Data Retention Mode

The V53C400 offers a CMOS standby mode that is entered by causing the \overline{RAS} clock to swing between a valid V $_{IL}$ and an "extra high" V $_{IH}$ within 0.2 V of V $_{DD}$. While the \overline{RAS} clock is at the "extra high" level, the V53C400 power consumption is reduced to the low ℓ_{DD6} level. Overall ℓ_{DD} consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{DD1}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where t_{RC} = Refresh Cycle Time t_{RX} = Refresh Interval / 1024



Fast Page Mode Operation

Fast Page Mode operation permits all 2048 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high.

Thus, access begins at the occurance of a valid column address rather than at the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer and acts as on output enable.

During Fast Page Mode operation, Read, Write, Read-Modify-Write, or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is determined by the by the \overline{CAS} rising edge. If the column address is valid after the rising edge of \overline{CAS} , the access is timed from the occurrance of the valid address and is specified by t_{CAA} . In both cases, the falling edge of \overline{CAS} latches the address and enables the output.

Fast Page Mode provides a sustained data rate of over 20 MHz for applications that require high data rates like bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the data rate:

Data Rate =
$$\frac{2,048}{t_{RC} + 2,047 \times t_{PC}}$$

Data Output Operation

The V53C400 Data Output pin (D_{OUT}) has a three-state capability and is controlled by \overline{CAS} . When \overline{CAS} is high($\geq V_{IH}$), the output is in the High-Z state. Table 1 summarizes the D_{OUT} states possible for various memory cycles.


Power On


After application of the V_{DD} an initial pause of 200 µs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a \overline{RAS} clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval). During power on, the V_{DD} current requirement of the V53C400 is dependent on the input levels of \overline{RAS} and \overline{CAS} . If \overline{RAS} is Low during power on, the device will go into an active cycle and I_{DD} will exhibit current transients. It is recommended that \overline{RAS} and \overline{CAS} track with V_{DD} or be held at a valid V_{IH} during power on to avoid current surges.

Table 1. Vitelic V53C400 Data OutputOperation for Various Cycle Types

Cycle Type	D _{OUT} State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	Active, not valid
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z








26/20-pin SOJ

Dimension	Inches	Millimeters
Α	0.672/0.684	17.069/17.374
В	0.125/0.135	3.175/3.429
WcDa	0.082/0.093	2.083/2.362
D	0.332/0.342	8.433/8.687
E	0.296/0.304	7.518/7.722
F	0.255/0.275	6.477/6.985
G	0.018 Typ.	0.457 Typ.
Н	0.05 Typ.	1.270 Typ.
J	0.026 Min.	0.660 Min.
к	0.028 Typ.	0.711 Тур.



WORLDWIDE VITELIC OFFICES



VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

TAIWAN

VITELIC CORP 133, MINSHENG E. RD., SECTION III, 7B TAIPEI, TAIWAN, R.O.C. PHONE: 011-886-2-718-1369 FAX: 011-886-2-718-1362

VITELIC TAIWAN CORP. 1 R&D ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 011-886-35-770055 FAX: 011-886-35-776520

JAPAN

VITELIC JAPAN CORP. NIHON SEIMEI KAWASAKI BLDG., 8TH FL. 1-1 MINAMI-CHO KAWASAKI-KU KAWASAKI-SHI KANAGAWA 210 **JAPAN**

PHONE: 011-04-4-246-3021 FAX: 011-04-4-246-3029

HONG KONG

VITELIC (HONG KONG) LIMITED 19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 011-852-665-4883 FAX: 011-852-664-7535

KOREA

VITELIC CORP RM. 309, BEUK-EUN BLDG. 1339-1 SEOCHO-DONG, SEOCHO-KU SEOUL, KOREA PHONE: 011-82-2-553-3385

FAX: 011-82-2-553-3675

VITELIC U.S. SALES OFFICES

NORTHWESTERN

VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000

FAX: 408-433-0185

SOUTHWESTERN

VITELIC SEMICONDUCTOR SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 213-498-3314 FAX: 213-597-2174

EASTERN/MIDWESTERN

VITELIC SEMICONDUCTOR SUITE 203 619 SEVERN AVENUE ANNAPOLIS, MD 21403 PHONE: 301-267-9616 FAX: 301-267-7411 or: 301-268-9081

VICMOS is a trademark of VITELIC Copyright 1991, Vitelic Corporation 9/91 Printed in U.S.A.

The information in this document is subject to change without notice.

VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of VITELIC.

VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.



3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tix: 371-9461

www.DataSheet4U.com

032159 1/2 -