S72NS-R Based MCPs

MirrorBit® Flash Memory and DRAM 128/256/512 Mb (8/16/32 M x 16 bit), 1.8 Volt-only, Multiplexed Simultaneous Read/Write, Burst Mode Flash Memory 128/256 Mb (8/16 M x 16 bit) DDR DRAM on Split Bus



Data Sheet (Advance Information)

Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

S72NS-R Based MCPs

MirrorBit® Flash Memory and DRAM 128/256/512 Mb (8/16/32 M x 16 bit), 1.8 Volt-only, Multiplexed Simultaneous Read/Write, Burst Mode Flash Memory 128/256 Mb (8/16 M x 16 bit) DDR DRAM on Split Bus



Data Sheet (Advance Information)

Features

- Power supply voltage of 1.7 V to 1.95 V
- Burst Speeds
 - Flash = 83MHz, 104 MHz
 - DDR DRAM = 133 MHz, 166 MHz

- Packages
 - 8.0 x 8.0 mm, 133-ball MCP
 - 11.0 x 10.0 mm, 133-ball MCP
- Operating Temperature of -25°C to +85°C

General Description

This document contains information on the S72NS-R MCP stacked products. Refer to the S29NS-R data sheet (S29NS-R_00) for full electrical specifications of the Flash memory component.

The S72NS Series is a product line of stacked products (MCPs), and consists of:

- S29NS family multiplexed Flash memory die
- DDR DRAM

The products covered by this document are listed in the tables below.

	DRAM Density				
Flash Density	128 Mb	256 Mb			
128 Mb	S72NS128RD0				
256 Mb	S72NS256RD0				
512 Mb	S72NS512RD0	S72NS512RE0			

DDR Specification Reference

		Spansion Documentation
Density	Manufacturer	Publication Number
	DRAM Type 5	DRAM_15
128 Mb	DRAM Type 1	DRAM_07
	DRAM Type 6	CustComspec_02
256 Mb	DRAM Type 5	DRAM_14
250 IVID	DRAM Type 1	DRAM_08



1. Product Selector Guide

Device OPN	Flash Density	DDR DRAM Density	Flash Speed (MHz)	DDR DRAM Speed (MHz)	DRAM Supplier	Package
S72NS128RD0AHBL0 (1)					Type 5	
S72NS128RD0AHBG0	128 Mb	128 Mb	83	166	Type 1	8.0 x 8.0 mm 133-ball MCP (RLB133)
S72NS128RD0AHBM0					Type 6	, ,
S72NS256RD0AHBL0					Type 5	
S72NS256RD0AHBG0	256 Mb	128 Mb	128 Mb 83	166	Type 1	8.0 x 8.0 mm 133-ball MCP (RLB133)
S72NS256RD0AHBM0					Type 6	
S72NS512RD0AHGL0	512 Mb				Type 5	
S72NS512RD0AHGG0						Type 1
S72NS512RD0AHGM0		512 Mb 128 Mb	128 Mb 83	166	Type 6	(,
S72NS512RD0KHFL0					Type 5	12.0 x 12.0 mm
S72NS512RD0KHFM0					Type 6	128-ball PoP (ALF128)
S72NS512RE0AHGG4			104		Type 1	
S72NS512RE0AHGL0					Type 5	11.0 x 10.0 mm 133-ball MCP (RLD133)
S72NS512RE0AHGG0	512 Mb	512 Mb 256 Mb 83		166	Type 1	
S72NS512RE0KHFL0]			Type 5	12.0 x 12.0 mm	
S72NS512RE0KHFG0					Type 1	128-ball PoP (ALF128)


Notes

S72NS-R Based MCPs S72NS-R_00_07 May 10, 2010

^{1.} For S72NS128RD0AHBL0 only: the Factory Secured Silicon Area contains a random, 128-bit Electronic Serial Number (ESN), stored in the address range 000000h-000007h.



Product Block Diagram 2.




Notes:

- 1. Amax indicates highest address bit for memory component:
 - a. Amax = A25 for NS01GR, A24 for NS512R, A23 for NS256R, A22 for NS128R
 - b. Amax = A11 for 128 Mb DDR DRAM
 - c. Amax = A12 for 256 Mb DDR DRAM
- 2. For Flash, A15 A0 is tied to DQ15 DQ0.



3. Connection Diagrams

Figure 3.1 133-ball Fine-Pitch Ball Grid Array MCP



Note

6

Additional NC locations are in reference to the superset connection diagram shown here

Device OPN	Device OPN Flash Address Amax DDR DRAM Address Amax		Additional NC Locations
S72NS128RD0	A22	A11	Ball F1, Ball E1, Ball N11
S72NS256RD0	A23	A11	Ball E1, Ball N11
S72NS512RD0	A24	A11	Ball N11
S72NS512RE0	A24	A12	N/A



4. Input/Output Descriptions

F-CLK

D-BA1 - BA0

Amax - A16 = Flash Address inputs

ADQ15 - ADQ0 = Flash multiplexed Address and Data

F-CE# = Flash Chip-enable input.

F-OE# = Flash Output Enable input. Asynchronous relative to CLK for Burst mode.

F-WE# = Flash Write Enable input

F-VCC = Flash device power supply (1.7 V to 1.95 V)
F-VCCQ = Flash Input/Output Buffer power supply

F-VSS = Flash Ground

F-RDY = Flash ready output. Indicates the status of the Burst read. V_{OL} = data invalid. V_{OH} = data valid.

 Flash Clock. The first rising edge of CLK in conjunction with AVD# low latches the address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal

address counter. CLK should remain low during asynchronous access.

= Flash Address Valid input. Indicates to device that the valid address is present on the address inputs. V_{IL} = for F-AVD# asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising

edge of CLK. V_{IH}= device ignores address inputs

F-RST# = Flash hardware reset input. V_{II} = device resets and returns to reading array data

F-ACC = Flash accelerated input. At V_{HH}, accelerates programming; automatically places device in unlock bypass

mode. At V_{IL} , disables all program and erase functions. Should be at V_{IH} for all other conditions.

D-A12 - D-A0 = DRAM Address inputs.

D-DQ15 - D-DQ0 = DRAM Data input/output

D-CLK = DRAM System Clock

D-CE# = DRAM Chip Select

D-CKE = DRAM Clock Enable

D-RAS# = DRAM Row Address Strobe

D-CAS# = DRAM Column Address Strobe

D-UDQM – D-LDQM = DRAM Data Input Mask
D-WE# = DRAM Write Enable input

D-VSS = DRAM Ground

D-VSSQ = DRAM Input/Output Buffer ground

D-VCCQ = DRAM Input/Output Buffer power supply

DRAM Bank Select

D-VCC = DRAM device power supply

D-UDQS = DRAM Upper Data Strobe, output with read data and input with write data

D-LDQS = DRAM Lower Data Strobe, output with read data and input with write data

D-CLK# = DDR Clock for negative edge of CLK

RFU = Reserved for Future Use

NC = No Connect. Can be connected to ground or left floating.

D-TEST = Internal Test mode pin for DDR DRAM only. Do not apply any signal on this pin. Can be connected to ground


or left floating.

DNU = Do Not Use



5. Ordering Information

The order number (Valid Combination) is formed by the following:



S72NS Multi-Chip Product (MCP)
1.8 V Multiplexed, SRW, Burst Mode Flash and DDR DRAM on Split Bus

	Valid Combinations								
Product Family	Code Flash Density (Mb)	Process Technology	DDR Density (Mb)	Package Type/ Material	DDR Vendor	Flash & DDR Speed	Packing Type		
	128		D0	AHB. KHF	G, L, M				
S72NS	256	R	R	Do	And, Knr	G, L, W	0, 4	0, 3 (Note 1)	
	512		E0	AHG, KHF	G, L				


Notes

- 1. Packing Type 0 is standard. Specify other options as required.
- 2. BGA package marking omits leading "S" and packing type designator from ordering part number.
- 3. Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



6. Physical Dimensions

6.1 RLB133—133-ball Fine-Pitch Ball Grid Array (FBGA) 8.0 x 8.0 mm



SIDE VIEW

PACKAGE	RLB 133			
JEDEC	N/A			
DxE	8.0 mm x 8.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80	0.90	1.00	OVERALL THICKNESS
A1	0.18	0.23	0.28	BALL HEIGHT
A2	0.62	0.68	0.74	BODY THICKNESS
D	7.90	8.00	8.10	BODY SIZE
E	7.90	8.00	8.10	BODY SIZE
D1	6.50 BSC.			BALL FOOTPRINT
E1	6.50 BSC.			BALL FOOTPRINT
MD	14			ROW MATRIX SIZE D DIRECTION
ME		14		ROW MATRIX SIZE E DIRECTION
N		133		TOTAL BALL COUNT
Øb	0.25	0.30	0.35	BALL DIAMETER
е	0:50 BSC.			BALL PITCH
SD / SE	0.25 BSC.			SOLDER BALL PLACEMENT
	D5-D11, E4-E11, F4-F11 G4-G11, H4-H11, J4-J11 K4-K11, L4-L11			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$ is the number of populted solder ball positions for matrix size MD x Me.

- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\left[\text{e/2} \right]$

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3627 \ 16-039.63 \ 8.21.7



6.2 RLD133—133-ball Fine-Pitch Ball Grid Array (FBGA) 11.0 x 10.0 mm



PACKAGE	RLD 133			
JEDEC	N/A			
DxE	11.0 mm x 10.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α	0.80		1.00	OVERALL THICKNESS
A1	0.18			BALL HEIGHT
A2	0.62		0.74	BODY THICKNESS
D	11.00 BSC.			BODY SIZE
Е	10.00 BSC.			BODY SIZE
D1	6.50 BSC.			BALL FOOTPRINT
E1	6.50 BSC.			BALL FOOTPRINT
MD		14		ROW MATRIX SIZE D DIRECTION
ME		14		ROW MATRIX SIZE E DIRECTION
N		133		TOTAL BALL COUNT
Øb	0.25	0.30	0.35	BALL DIAMETER
е	0:50 BSC.			BALL PITCH
SD / SE	0.25 BSC.			SOLDER BALL PLACEMENT
	D5-D11, E4-E11, F4-F11 G4-G11, H4-H11, J4-J11 K4-K11, L4-L11			DEPOPULATED SOLDER BALLS

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\text{n}}$ IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

Ó DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{\text{e}/2}$

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS


A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3674 \ 16-039.63 \ 2.11.8

10 S72NS-R Based MCPs S72NS-R_00_07 May 10, 2010



6.3 ALF128—128-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 12.0 mm



PACKAGE	ALF 128			
JEDEC	N/A			
DxE	12.00 mm x 12.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α	0.85	0.95	1.05	PROFILE
A1	0.38	0.43	0.48	BALL HEIGHT
A2	0.49	0.54	0.59	BODY THICKNESS
D		12.00 BSC.		BODY SIZE
Е		12.00 BSC.		BODY SIZE
D1		11.05 BSC.		MATRIX FOOTPRINT
E1		11.05 BSC.		MATRIX FOOTPRINT
MD	18			MATRIX SIZE D DIRECTION
ME	18			MATRIX SIZE E DIRECTION
n	128			BALL COUNT
N		128		MAXIMUM NUMBER OF BALLS
R		. 2		NUMBER OF LAND PERIMETERS
Øb	0.43	0.48	0.53	BALL DIAMETER
eE		0.65 BSC.		BALL PITCH
eD	0.65 BSC.			BALL PITCH
SE / SD	0.325 BSC.			SOLDER BALL PLACEMENT
	C3-C16,D3-D16,E3-E16, F3-F16,G3-G16,H3-H16, J3-J16,K3-K16,L3-L16, M3-M16,N3-N16,P3-P16, R3-R16,T3-T16			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JEP95, SECTION 3.0, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$ IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

N IS THE MAXIMUM NUMBER OF BALLS ON THE FBGA PACKAGE.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2

"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.



7. Revision History

Section	Description				
Revision 01 (August 7, 2007)					
	Initial release				
Revision 02 (August 24, 2007)					
Global	Updated package names and drawings for S72NS-R MCPs				
Revision 03 (January 15, 2008)					
Global	Updated speed grades for all S72NS-R product offerings				
Revision 04 (February 13, 2008)					
Global	Changed RSA133 package to RLD133 and updated outline drawing				
Ordering Information	Corrected typographical character errors in example OPN				
Revision 05 (May 9, 2008)					
Global	Added ALF128 package and updated DRAM publication numbers				
Ordering Information	Updated OPNs				
Revision 06 (December 4, 2008)					
General Description	Removed 1Gb flash density				
DDR Specification Reference	Changed publication number for 128 Mb DRAM Type 6 from DRAM_09 to CustComspec_02				
Product Selector Guide	Added ESN note for S72NS128RD0AHBL0				
Revision 07 (May 10, 2010)					
Product Selector Guide	Added OPN S72NS512RE0AHGG4				

2 S72NS-R Based MCPs S72NS-R_00_07 May 10, 2010



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2007-2010 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, EcoRAM™ and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.