



## Power MOSFET

<b>PRODUCT SUMMARY</b>	
V <sub>DS</sub> (V)	500
R <sub>DS(on)</sub> ( $\Omega$ )	V <sub>GS</sub> = 10 V      0.21
Q <sub>g</sub> (Max.) (nC)	110
Q <sub>gs</sub> (nC)	33
Q <sub>gd</sub> (nC)	54
Configuration	Single



N-Channel MOSFET



### FEATURES

- Low Gate Charge Q<sub>g</sub> Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Low R<sub>DS(on)</sub>
- Lead (Pb)-free Available

### APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

### ORDERING INFORMATION

Package	TO-220
Lead (Pb)-free	IRFB20N50KPbF SiHFB20N50K-E3
SnPb	IRFB20N50K SiHFB20N50K

### ABSOLUTE MAXIMUM RATINGS T<sub>C</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V <sub>DS</sub>	500	V
Gate-Source Voltage	V <sub>GS</sub>	± 30	
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C 20	A
		T <sub>C</sub> = 100 °C 12	
	I <sub>DM</sub>	80	
Pulsed Drain Current <sup>a</sup>		2.2	W/°C
Linear Derating Factor		330	mJ
Single Pulse Avalanche Energy <sup>b</sup>	E <sub>AS</sub>	20	A
Repetitive Avalanche Current <sup>a</sup>	I <sub>AR</sub>	28	mJ
Repetitive Avalanche Energy <sup>a</sup>	E <sub>AR</sub>	28	W
Maximum Power Dissipation	P <sub>D</sub>	280	V/ns
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	- 55 to + 150	°C
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	300 <sup>d</sup>	
Soldering Recommendations (Peak Temperature)	for 10 s	10	N
Mounting Torque	6-32 or M3 screw		

#### Notes

- Repetitive rating; pulse width limited by maximum junction temperature.
- Starting T<sub>J</sub> = 25 °C, L = 1.6 mH, R<sub>G</sub> = 25 Ω, I<sub>AS</sub> = 20 A.
- I<sub>SD</sub> ≤ 20 A, dI/dt ≤ 350 A/μs, V<sub>DD</sub> ≤ V<sub>DS</sub>, T<sub>J</sub> ≤ 150 °C.
- 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

**THERMAL RESISTANCE RATINGS**

PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	58	°C/W
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.50	-	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.45	

**SPECIFICATIONS** T<sub>J</sub> = 25 °C, unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
<b>Static</b>							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		500	-	-	V
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = 1 mA		-	0.61	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA		3.0	-	5.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 30 V		-	-	± 100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 500 V, V <sub>GS</sub> = 0 V		-	-	50	μA
		V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	250	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 12 A <sup>b</sup>	-	0.21	0.25	Ω
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 50 V	I <sub>D</sub> = 12 A	11	-	-	S
<b>Dynamic</b>							
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	2870	-	pF
Output Capacitance	C <sub>oss</sub>			-	320	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	34	-	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 1.0 V, f = 1.0 MHz	-	3480	-	
			V <sub>DS</sub> = 400 V, f = 1.0 MHz	-	85	-	
Effective Output Capacitance	C <sub>oss eff.</sub>		V <sub>DS</sub> = 0 V to 400 V	-	160	-	
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A, V <sub>DS</sub> = 400 V see fig. 6 and 13 <sup>b</sup>	-	-	110	nC
Gate-Source Charge	Q <sub>gs</sub>			-	-	33	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	54	
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 250 V, I <sub>D</sub> = 20 A R <sub>G</sub> = 7.5 Ω, V <sub>GS</sub> = 10 V, see fig. 10 <sup>b</sup>		-	22	-	ns
Rise Time	t <sub>r</sub>		-	74	-		
Turn-Off Delay Time	t <sub>d(off)</sub>		-	45	-		
Fall Time	t <sub>f</sub>		-	33	-		
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	20	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	80	
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 20 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	1.5	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = 20 A, dI/dt = 100 A/μs <sup>b</sup>		-	520	780	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	5.3	8.0	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					

**Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature.  
b. Pulse width ≤ 400 μs; duty cycle ≤ 2 %.



KERSEMI

# IRFB20N50K, SiHFB20N50K

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



KERSEMI

# IRFB20N50K, SiHFB20N50K




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit







Fig. 12b - Unclamped Inductive Waveforms



**Fig. 12c - Maximum Avalanche Energy vs. Drain Current**





**Fig. 13a - Basic Gate Charge Waveform**



**Fig. 13b - Gate Charge Test Circuit**

### Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = 5$  V for logic level devices

**Fig. 14 - For N-Channel**