

FDMS8333L

N-Channel PowerTrench® MOSFET

40 V, 76 A, 3.1 mΩ

Features

- Max $r_{DS(on)}$ = 3.1 mΩ at $V_{GS} = 10\text{ V}$, $I_D = 22\text{ A}$
- Max $r_{DS(on)}$ = 4.3 mΩ at $V_{GS} = 4.5\text{ V}$, $I_D = 19\text{ A}$
- Advanced Package and Silicon combination for low $r_{DS(on)}$ and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant





General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency and to minimize switch node ringing of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $r_{DS(on)}$, fast switching speed and body diode reverse recovery performance.

Applications

- OringFET / Load Switching
- Synchronous rectification
- DC-DC Conversion



MOSFET Maximum Ratings $T_A = 25\text{ °C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	40	V
V_{GS}	Gate to Source Voltage	±20	V
I_D	Drain Current -Continuous $T_C = 25\text{ °C}$	76	A
	-Continuous $T_A = 25\text{ °C}$ (Note 1a)	22	
	-Pulsed (Note 4)	250	
E_{AS}	Single Pulse Avalanche Energy (Note 3)	216	mJ
P_D	Power Dissipation $T_C = 25\text{ °C}$	69	W
	Power Dissipation $T_A = 25\text{ °C}$ (Note 1a)	2.5	
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS8333L	FDMS8333L	Power 56	13 "	12 mm	3000 units

Electrical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\ \mu\text{A}, V_{GS} = 0\ \text{V}$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		22		mV/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32\ \text{V}, V_{GS} = 0\ \text{V}$			1	μA
I_{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20\ \text{V}, V_{DS} = 0\ \text{V}$			± 100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\ \mu\text{A}$	1.0	1.8	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$, referenced to 25°C		-6		mV/ $^\circ\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\ \text{V}, I_D = 22\ \text{A}$		2.4	3.1	m Ω
		$V_{GS} = 4.5\ \text{V}, I_D = 19\ \text{A}$		3.3	4.3	
		$V_{GS} = 10\ \text{V}, I_D = 22\ \text{A}, T_J = 125^\circ\text{C}$		3.6	4.7	
g_{FS}	Forward Transconductance	$V_{DS} = 5\ \text{V}, I_D = 22\ \text{A}$		120		S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 20\ \text{V}, V_{GS} = 0\ \text{V}, f = 1\ \text{MHz}$		3245	4545	pF
C_{oss}	Output Capacitance			840	1175	pF
C_{rss}	Reverse Transfer Capacitance			32	55	pF
R_g	Gate Resistance		0.1	0.7	2.1	Ω

Switching Characteristics


$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 20\ \text{V}, I_D = 22\ \text{A}, V_{GS} = 10\ \text{V}, R_{GEN} = 6\ \Omega$		14	25	ns
t_r	Rise Time			4.7	10	ns
$t_{d(off)}$	Turn-Off Delay Time			33	53	ns
t_f	Fall Time			4.2	10	ns
Q_g	Total Gate Charge	$V_{GS} = 0\ \text{V}$ to $10\ \text{V}$	$V_{DD} = 20\ \text{V}, I_D = 22\ \text{A}$	46	64	nC
Q_g	Total Gate Charge	$V_{GS} = 0\ \text{V}$ to $4.5\ \text{V}$		22	31	nC
Q_{gs}	Gate to Source Charge			8.8		nC
Q_{gd}	Gate to Drain "Miller" Charge			5.5		nC

Drain-Source Diode Characteristics


V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0\ \text{V}, I_S = 1.9\ \text{A}$ (Note 2)		0.7	1.2	V
		$V_{GS} = 0\ \text{V}, I_S = 22\ \text{A}$ (Note 2)		0.8	1.3	
t_{rr}	Reverse Recovery Time	$I_F = 22\ \text{A}, di/dt = 100\ \text{A}/\mu\text{s}$		38	61	ns
Q_{rr}	Reverse Recovery Charge			20	32	nC

Notes:

- $R_{\theta JA}$ is determined with the device mounted on a $1\ \text{in}^2$ pad 2 oz copper pad on a $1.5 \times 1.5\ \text{in.}$ board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a. $50^\circ\text{C}/\text{W}$ when mounted on a $1\ \text{in}^2$ pad of 2 oz copper



b. $125^\circ\text{C}/\text{W}$ when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < $300\ \mu\text{s}$, Duty cycle < 2.0%.

3. E_{AS} of 216 mJ is based on starting $T_J = 25^\circ\text{C}$; N-ch: $L = 3\ \text{mH}, I_{AS} = 12\ \text{A}, V_{DD} = 40\ \text{V}, V_{GS} = 10\ \text{V}$. 100% test at $L = 0.1\ \text{mH}, I_{AS} = 38\ \text{A}$.

4. Pulsed I_d limited by junction temperature, $t_d \leq 100\ \mu\text{s}$, please refer to SOA curve for more details.

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted









Figure 13. Junction-to-Ambient Transient Thermal Response Curve

Dimensional Outline and Pad Layout



- NOTES: UNLESS OTHERWISE SPECIFIED**
- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, DATED OCTOBER 2002.
 - B) ALL DIMENSIONS ARE IN MILLIMETERS.
 - C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
 - D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
 - E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
 - F) DRAWING FILE NAME: PQFN08AREV6.



OPTION - A (SAWN TYPE)

