

PRELIMINARY PRODUCT SPECIFICATION

Z86418

Z8 8-BIT MOUSE CONTROLLER FEATURES SCALABLE TRIP-POINT BUFFER, HIGH DRIVE PORTS

FEATURES

Device	ROM (KB)	RAM* (Bytes)	I/O Lines	Speed (MHz)			
Z86418	3	125	14	4-5			
Note: *General-Purpose							

- 0°C to 70°C Operating Temperature Range
- 4.0-6.0V Operating Range
- Low-Power Consumption: 25 mW (Typical)
- On-Chip Oscillator (Crystal, Ceramic Resonator, LC, or External Clock Drive)

- Pin Count Package: 18-Pin DIP, 18-Pin SOIC
- ROM Mask Options:
 - Permanent Watch-Dog Timer
 - ROM Protect
 - Low-Voltage Protection
 - Pull-Up/Pull-Down I/O Pins (Nibble Programmable-except Port 3)
- ESD Protection Circuitry
- Fast Instruction Pointer: 1.5 μs @ 4 MHz
- Lower System Level EMI & EFT

GENERAL DESCRIPTION

The Z86418 is a member of the Z8[®] MCU family of CMOS microcontrollers. This device offers on-board pull-up and pull-down resistors (ROM mask-option programmable on a nibble basis), a scalable trip-point buffer to accommodate opto-transistor outputs, and High drive ports capable of up to 10 mA current sinking per pin (3 pins maximum).

These devices also offer users a selection of ROM mask options, which include a permanently enabled Watch-Dog Timer that ensures operational reliability across a broad range of application environments.

For applications requiring powerful I/O capabilities, the Z86418 provides dedicated input and output lines that are grouped into three ports. These ports can be configured by means of ROM mask options (nibble-programmable) as

pull ups, pull downs, or neither. There are two basic address spaces available. Program Memory, and 125 bytes of general-purpose registers.

The Z86418 devices provide two on-chip 8-bit programmable counter/timers with a large number of user-selectable modes. Each counter/timer is driven by its own 6-bit programmable prescaler. The Z86418 counter/timers off-load system real-time tasks such as counting/timing and input/output data communications for increased system efficiency.

Note: All Signals with an overline, "¯", are active Low. For example: B/\overline{W} , in which WORD is active Low; or \overline{B}/W , in which BYTE is active Low.

GENERAL DESCRIPTION (Continued)



Figure 1. Z86418 Functional Block Diagram

PIN DESCRIPTIONS



Figure 2. Z86418 18-Pin DIP/SOIC Pin Configuration

Table 1. Z86418 18-Pin DIP/SOIC Pin Identification

Pin #	Symbol	Function	Direction
1–4	P24–P27	Port 2, Pins 4, 5, 6, 7	In/Output
5	V _{DD}	Power Supply	Power
6	XTAL2	XTAL Osc. Clock	Output
7	XTAL1	XTAL Osc. Clock	Input
8	P31	Port 3, Pin 1	Input
9	P32	Port 3, Pin 2	Input
10	P33	Port 3, Pin 3	Input
11–13	P00–P02	Port 0, Pins 0, 1, 2	In/Output
14	GND	Ground	Ground
15–18	P20–P23	Port 2, Pins 0, 1, 2, 3	In/Output

ABSOLUTE MAXIMUM RATINGS

Sym.	Parameter	Min.	Max.	Units
V_{DD}	Supply Voltage*	-0.3	+7	V
T _{STG}	Storage Temp.	-65°	+150°	С
T _A	Oper. Ambient Temp.	0	+70	С
Note:	*Voltages on all pins with re	espect to C	Ground.	

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground.Positive current flows into the referenced pin (Figure 3).

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Figure 3. Test Load Diagram

CAPACITANCE

 $T_A = GND = 0V$, f = 1.0 MHz, unmeasured pins returned to Ground.

Parameter	Min.	Max.
Input Capacitance	0	10 pF
Output Capacitance	0	20 pF
I/O Capacitance	0	25 pF

V_{CC} SPECIFICATION

 $V_{CC} = 4.0V$ to 6.0V

DC ELECTRICAL CHARACTERISTICS

			T _A = 0°C			
Sym	Parameter	V_{DD}	Min	Мах	Units	s Conditions
V _{CH}	Clock Input High Voltage	4.0V 6.0V	0.7 V _{DD}	$V_{DD} + 0.3$	V V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	4.0V 6.0V	$V_{SS} = 0.3$	0.2 V _{DD}	V V	Driven by External Clock Generator
V _{IH}	Input High Voltage Schmitt-Triggered	4.0V 6.0V	0.7 V _{DD} 0.7 V _{DD}	V _{DD} + 0.3 V _{DD} + 0.3	V V	
V _{IL}	Input Low Voltage Schmitt-Triggered	4.0V 6.0V	V _{SS} – 0.3 V _{SS} – 0.3	0.2 V _{DD} 0.2 V _{DD}	V V	
V _{OH}	Output High Voltage	4.0V 6.0V	V _{DD} - 0.4 V _{DD} - 0.4		V V	I _{OH} = -2.0 mA
V _{OL1}	Output Low Voltage	4.0V 6.0V		0.6 0.6	V V	I _{OL} = +4.0 mA
V _{OL2}	Output Low Voltage	4.0V 6.0V		1.2 1.2	V V	II _{OL} = 20.0 mA, 3 Pin Max II _{OL} = 10.0 mA, 3 Pin Max
V _{LV}	V _{CC} Low-Voltage Protection*		2.1	2.7	V	@ 2 MHz Max
V _{TP}	Trip-Point Voltage*	4.0V 5.0V 6.0V	1.3 1.7 2.1	1.9 2.3 2.7	V V V	P24–P27
V _{OC}	Input Open-Circuit Voltage	4.0V 5.0V 6.0V	0.83 1.05 1.25	1.00 1.25 1.49	V V V	No Off-Chip Resistance
IIL	Input Leakage	4.0V 6.0V	-1.0 -1.0	1.0 1.0	μΑ μΑ	$V_{IN} = 0V, V_{CC}$
I _{OL}	Output Leakage	4.0V 6.0V	-1.0 -1.0	1.0 1.0	μΑ μΑ	$V_{IN} = 0V, V_{CC}$

Note: *The Z86418 is functional to V_{LV} voltage. The minimum operational V_{DD} is determined by the value of the V_{LV} voltage at ambient temperature. The V_{LV} voltage increases as temperature decreases.

			T _A = 0°C	to +70°C			
Sym.	Parameter	V_{DD}	Min.	Max.	Units	Conditions	Note
I _{DD}	Supply Current	4.0V		1.5	mA	@ 1 MHz	1
00		4.0V		2.0	mA	@ 2 MHz	1
		4.0V		3.0	mA	@ 4 MHz	1
		6.0V		3.0	mA	@ 1 MHz	1
		6.0V		4.0	mA	@ 2 MHz	1
		6.0V		6.0	mA	@ 4 MHz	1
I _{DD1}	Standby Current	4.0V		0.6	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz	
		4.0V		0.8	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 2 MHz	
		4.0V		1.0	mA	HALT Mode $V_{IN} = 0V$, $V_{CC} @ 4 MHz$	
		6.0V		1.3	mA	HALT Mode V _{IN} = 0V, V _{CC} @ 1 MHz	
		6.0V		1.5	mA	HALT Mode $V_{IN} = 0V$, $V_{CC} @ 2 MHz$	
		6.0V		3.3	mA	HALT Mode $V_{IN} = 0V, V_{CC} @ 4 MHz$	
I _{DD2}	Standby Current	6.0V		2.6	mA	STOP Mode $V_{IN} = 0V, V_{CC}$	
I _{PU}	Pull-Up Current (100K)	4.5V	-20		μA	V _{IH} @ 1V	
	Port P00–P02;	6.0V		105		V _{IH} @ 1V	
	Port P22, P23;					111 -	
	Port P31 & P33						
I _{PD}	Pull-Down Current (100K)	4.5V	20		μΑ	V _{IL} @ 3V	
	Port P00–P02;	6.0V		114		V _{II} @ 4V	
	Port P22, P23;						
	Port P31–P33						
I _{PU}	Pull-Up Current (10K)	4.5V	208		μA	V _{IH} @ 0V	
	Port P20, P21	6.0V		870		V _{IH} @ 0V	
I _{PD}	Pull-Down Current (10K)	4.5V	170		μA	V _{IH} @ 3V	
	Port P20, P21	6.0V		870		V _{IH} @ 3V	
Note:							

1. All outputs unloaded, I/O pins floating, inputs at rail.

AC ELECTRICAL CHARACTERISTICS

Timing Diagrams



AC ELECTRICAL CHARACTERISTICS

(V_{DD} = 4V to 6V, $T_A = 0^{\circ}C$ to +70°C, unless otherwise specified)

			T _A = 0° C	to +70°C		
			4 M	Hz		
No.	Symbol	Parameter	Min.	Max.	Units	Notes
1	ТрС	Input Clock Period	220	DC	ns	1
2	TrC,TfC	Clock Input Rise and Fall Times		25	ns	
3	TwC	Input Clock Width	100		ns	1
4	TwTinL	Timer Input Low Width	70		ns	1
5	TwTinH	Timer Input High Width	2.5TpC			1
6	TpTin	Timer Input Period	4TpC			1
7	TrTin, TtTin	Timer Input Rise and Fall Timer		100	ns	1
8	TwIL	Int. Request Input Low Time	70		ns	1,2
9	TwIH	Int. Request Input High Time	2.5TpC			1,2
10	Twdt	Watch-Dog Timer	24		ms	
11	T _{POR}	Power-On Reset Time	6		ms	1

Notes:

1. Timing Reference uses 0.9 VDD for a logic 1 and 0.1 VDD for a logic 0.

2. Interrupt request through Port 3 (P33–P31).

PIN FUNCTIONS

XTAL1, XTAL2. Crystal in, crystal out (time-based input and output, respectively). These pins connect a parallelresonant crystal, LC, or an external single-phase clock (4 MHz max.) to the on-chip clock oscillator and buffer.

Port 0 (P02–P00). Port 0 is a 3-bit, I/O programmable, bidirectional, CMOS-compatible I/O port. These three I/O lines can be configured under software control to be input or output (Figure 5). When Port 0 is configured as an input port, all lines have the capability to be globally configured (ROM mask option) for a 100K pull-down or pull-up resistor. The pull-up/pull-down resistor can be disabled as well. (No current is drawn if disabled.) Graphs indicating current versus pin voltage are shown in Figures 6 and 7. Port 00–02 can be accessed through the P0 register (register address 00). The upper 5 bits of this 8-bit register always reads "11111." Writing to the upper 5 bits has no effect (See Figure 33.) The lower 3 bits of the P0 register are read/write.

Figure 5. Port 0 Configuration

PIN FUNCTIONS (Continued)

***** pulldown 100K ***** 100.000uA Max. FT F 7 Тур. × Min. Ð 0.000uA'. -. 0.00V 2.00V 4.00V 6.00V **v**1

Figure 6. Typical Current Versus Pin Voltage Values

Figure 7. Typical Current Versus Pin Voltage Values

PIN FUNCTIONS (Continued)

Port 2 (P27–P20). Port 2 is an 8-bit, bit-programmable, bidirectional, CMOS-compatible I/O port. P23–P20 can be configured under software control to be input or output, independently. Bits programmed as outputs may be globally programmed as either push-pull or open-drain via bit D0, P3M register. P20 and P21 can be configured with a ROM mask option for 10 Kohm pull-up/pull-down, or none. P22 and P23 can be configured with a ROM mask option for 100 Kohm pull-up/pull-down, or none (Figure 8). No current is drawn if pull-up/pull-down is disabled. **Note:** P23–20 are configured for pull-up/pull-down/none globally.

P24–P27 can be configured as a voltage divider. The voltage divider consists of an internal 25K pull-up resistor (Figure 9), and a 7.5K pull-down resistor. The zero trip-point input levels on P24–P27 are adjusted for connection to the emitters of opto-transistors and switch at a voltage level of 0.4 V_{DD}. All four of the voltage dividers are globally configured as enabled or disabled.

Figure 8. Port 2 P20–P23 Configuration

PIN FUNCTIONS (Continued)

Port 3 (P33, P32, P31). Port 3 is a 3-bit, CMOScompatible port with three fixed input lines (P33–P31). These three lines can also be used as the interrupt sources IRQ2, IRQ1, and IRQ0. P31 can also be configured as a timer input.

All three lines can be configured globally by means of a ROM mask option for a 100 Kohm pull-up or pull-down re-

sistor (Figure 10), or no pull-up/pull-down. No current is drawn if pull-up/pull-down is disabled. Port 33–31 can be accessed through the P3 register. The upper 4 bits of this 8-bit register always reads "1111." Bit D0 reads 1. Bits D3, D2 and D1 represent P33, P32 and P31 respectively (see Figure 35).

Figure 10. Port 3 P31–P33 Configuration

The Z86418 MCU incorporates the following special features to enhance the Z8 architectural core for use in mouse and trackball applications.

Reset. The Z86418 is reset in one of the following conditions: 1) Power-On Reset (POR), 2) Watch-Dog Timer (WDT) Mode, 3) Stop-Mode Recovery source, and 4) Low-Voltage Recovery. During Reset, ports are configured in an input mode. A system clock is required to generate the internal reset that resets the internal registers (Table 2).

Auto POR circuitry is built into the Z86418, eliminating the requirement for an external reset circuit to reset on power-on.

Reset Values										
Addr	.Reg.	D7	D6	D5	D4	D3	D2	D1	D0	Comments
F1	TMR	0	0	0	0	0	0	0	0	
F2	T1	U	U	U	U	U	U	U	U	
F3	PRE1	U	U	U	U	U	U	0	0	
F4	Т0	U	U	U	U	U	U	U	U	
F5	PRE0	U	U	U	U	U	U	U	0	
F6*	P2M	1	1	1	1	1	1	1	1	Inputs after reset
F7*	P3M	U	U	U	U	U	U	1	0	
F8*	P01M	U	U	U	0	U	U	0	1	
F9	IPR	U	U	U	U	U	U	U	U	
FA	IRQ	U	U	0	0	0	0	0	0	
FB	IMR	0	U	U	U	U	U	U	U	
FC	FLAGS	U	U	U	U	U	U	U	U	
FD	RP	U	U	U	U	U	U	U	U	
FF	SPL	U	U	U	U	U	U	U	U	

Note: *A reset after a Low on P27 to exit STOP Mode may affect device reliability.

Program Memory. The Z86418 device can address up to 3 KB of internal program memory (Figure 11). The first 12 bytes of Program Memory are reserved for the interrupt vectors. These locations contain four 16-bit vectors that correspond to the four available interrupts. Bytes 0–3064 are programmed on-chip by means of a ROM mask option.

Figure 11. Program Memory Map

FUNCTIONAL DESCRIPTION

Register File. The Register File consists of three I/O port registers, 125 general-purpose registers, and 14 control and status registers, R0–R3, R4–R127 and R241–R255, respectively (Figure 12). The Z86418 instructions can access registers directly or indirectly via an 8-bit address field. This field allows short, 4-bit register addressing using the Register Pointer.

In the 4-bit mode, the register file is divided into eight working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group (Figures 13 and 14).

Figure 13. Register Pointer

Figure 12. Register File

ROM Protect. A ROM Protect feature prevents "dumping" of the ROM contents without inhibiting execution of LDC, LDCI, LDE, and LDEI instructions. This feature is mask-programmable.

Stack Pointer. The Z86418 features an 8-bit Stack Pointer (R255) used for the internal stack that resides within the 124 general-purpose registers.

Z8[®] STANDARD CONTROL REGISTERS

FUNCTIONAL DESCRIPTION (Continued)

Counter/Timer. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however, the T0 can be driven by the internal clock source only (Figure 15).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both counter and prescaler reach the end of count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1) is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, may be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or not retriggerable, or as a gate input for the internal clock.

Figure 15. Counter/Timers Block Diagram

Interrupts. The Z86418 features six interrupts from six different sources. These interrupts are maskable and prioritized (Figure 16). The six sources are divided as follows: the falling edge on P31, P32, P33, the rising edge on P33 and the two counter/timers. The Interrupt Mask Register globally or individually enables or disables the four interrupt requests (Table 3).

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86418 interrupts are vectored through locations in program memory. When an interrupt machine cycle is activated, an interrupt request is granted, thereby disabling all subsequent interrupts, saving the Program Counter and Status Flags, and branching to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit starting address of the Interrupt Service Routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request Register is polled to determine which of the interrupt requests requires service.

Table 3. Interrupt Types, Sources, and Vectors

Source	Name	Vector	Location Comments
P33	IRQ1	2,3	External (F)Edge Triggered
P33	IRQ3	6,7	External (R)Edge Triggered
P32	IRQ0	0,1	External (F)Edge Triggered
P31	IRQ2	4,5	External (F)Edge Triggered
Т0	IRQ4	8,9	Internal
T1	IRQ5	10,11	Internal

Figure 16. Interrupt Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Clock. The Z86418 on-chip oscillator has a parallel-resonant amplifier for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 4 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance is between 10 pF to 60 pF and is specified by the crystal manufacturer, ceramic resonator and PCB layout) from each pin to ground (Figure 17).

Figure 17. Oscillator Configuration

HALT Mode. This instruction turns off the internal CPU clock but not the on-chip oscillation circuit. The counter/timers and external interrupts IRQ1 and IRQ2 remain active. The device can be recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT. The HALT Mode may also be exited via POR/RESET activation or a WDT time-out. In this case, the program execution begins at location 000CH. The WDH instruction is used to enable the Watch-Dog Timer in HALT Mode.

STOP Mode. This instruction turns off the internal clock and reduces the standby current. The STOP Mode can be released by the following methods: 1) Power-On Reset (POR) and 2) P27 is configured as an input line when the device executes the STOP instruction. A low input condition on P27 that meets a minimum pulse width (TWSM) releases the STOP Mode.

Note: WDT is disabled in STOP Mode.

Upon reset, program execution begins at location 000C (hex). However, when P27 is used to release the STOP Mode, the I/O port mode registers are not reconfigured to their default power-on conditions. This prevents any I/O, configured as an output when the STOP instruction was executed, from glitching to an unknown state.

To use the P27 release approach with STOP Mode, use the following instruction:

LD P2M, #1XXX XXXB (X = user's choice) NOP

STOP

In order to enter STOP (or HALT) Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To flush the pipeline, the user must execute a NOP (opcode=FFH) immediately before the appropriate sleep instruction, such as the following:

FF	NOP	; clear the pipeline
6F	STOP	; enter the STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter the HALT Mode

In STOP or HALT Mode, the value of each output line prior to the HALT or STOP instruction is retained during execution. **Watch-Dog Timer (WDT)**. The WDT is initially enabled by executing the WDT instruction and it is refreshed by subsequent WDT instruction executions.

Note: After the WDT has been enabled, it cannot be disabled. The time-out period of the WDT is 24 ms. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags. The WDT can be permanently enabled (ROM mask option) upon MCU power-up.

Opcode WDT (5FH). Execution of WDT clears the WDT counter. This execution must be performed at least every 24 ms, otherwise, the WDT times out and generates a reset. This generated reset is the same as a power-on reset of 6.0 ms, plus 18 clock cycles.

Low-Voltage Protection (V_{LV}). The device will function normally between 6.0V and 4.0V under all specified conditions. Below 4.0V, the device is still internally functional until the Low Voltage trip point (V_{LV}) is reached; however, it is not guaranteed to meet all AC and DC Characteristics. When the supply voltage drops below V_{LV}, an automatic hardware reset occurs, reinitializing the Z86418. The Low-Voltage Protection feature may be selected as a ROM mask option.

The actual V_{LV} is a function of temperature, operating frequency and process parameters. A typical example of the V_{LV} trip-point function at ambient temperature for a frequency of 4 MHz is illustrated in Figure 18.

Figure 18. Typical Z86418 V_{LV} Versus Temperature

Z8 CONTROL REGISTERS

Figure 19. Timer Mode Register (F1_H:Read/Write)

Figure 20. Counter Timer 1 Register (F2_H: Read/Write)

(When READ)

Figure 34. Port 2 Register (Read/Write)

Figure 35. Port 3 Register (Read Only)

PACKAGE INFORMATION

Figure 36. 18-Pin DIP Package Diagram

в

e

Figure 37. 18-Pin SOIC Package Diagram

Z86418

18-Pin DIP

Z8641804PSC

18-Pin SOIC Z8641804SSC

For fast results, contact your local Zilog sales offices for assistance in ordering the part required.

CODES

Preferred Package P = DIP

Longer Lead Time S = SOIC **Speed** 04 = 4 MHz

Environmental C = Plastic Standard

Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$

Development Projects:

Customer is cautioned that while reasonable efforts will be employed to meet performance objectives and milestone dates, development is subject to unanticipated problems

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or nonconformance with some aspects of the CPS may be

© 1998 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment

and delays. No production release is authorized or committed until the Customer and Zilog have agreed upon a Customer Procurement Specification for this product.

found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: http://www.zilog.com