

Am73/8303B

Octal Three-State Inverting Bidirectional Transceiver

DISTINCTIVE CHARACTERISTICS

- 8-bit bidirectional data flow reduces system package count
- Three-state inputs/outputs for interfacing with bus-oriented systems
- PNP inputs reduce input loading
- $V_{CC} - 1.15V$ V_{OH} interfaces with TTL, MOS, and CMOS
- 48mA, 300pF bus drive capability
- Transmit/Receive and Chip Disable simplify control logic
- 20 pin ceramic and molded DIP package
- Low power – 8mA per bidirectional bit
- Advanced Schottky processing
- Bus port stays in hi-impedance state during power up/down
- 100% product assurance screening to MIL-STD-883 requirements


GENERAL DESCRIPTION

The Am73/8303Bs are 8-bit three-state Schottky inverting transceivers. They provide bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 16mA drive capability on the A ports and 48mA bus drive capability on the B ports. PNP inputs are incorporated to reduce input loading.

One input, Transmit/Receive determines the direction of logic signals through the bidirectional transceiver. The Chip Disable input disables both A and B ports by placing them in a three-state condition.


The output high voltage (V_{OH}) is specified at $V_{CC} - 1.15V$ minimum to allow interfacing with MOS, CMOS, TTL, ROM, RAM, or microprocessors.

LOGIC DIAGRAM



LIC-499


CONNECTION DIAGRAM Top View



LIC-500

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



V_{CC} = Pin 20
GND = Pin 10

LIC-501

ABSOLUTE MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Lead Temperature (Soldering, 10 seconds)	300°C

ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Noted:

Am7303B	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{CC\text{MIN}} = 4.5\text{V}$	$V_{CC\text{MAX}} = 5.5\text{V}$
Am8303B	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$	$V_{CC\text{MIN}} = 4.75\text{V}$	$V_{CC\text{MAX}} = 5.25\text{V}$

DC ELECTRICAL CHARACTERISTICS over operating temperature range

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
A PORT (A₀-A₇)						
V _{IH}	Logical "1" Input Voltage	CD = 0.8V, T/ \bar{R} = 2.0V	2.0			Volts
V _{IL}	Logical "0" Input Voltage	CD = 0.8V, T/ \bar{R} = 2.0V			0.8 0.7	Volts
V _{OH}	Logical "1" Output Voltage	CD = 0.8V, T/ \bar{R} = 0.8V		V _{CC} -1.15 2.7	V _{CC} -0.7 3.95	Volts
V _{OL}	Logical "0" Output Voltage	CD = 0.8V, T/ \bar{R} = 0.8V			0.3 0.35	Volts
I _{OS}	Output Short Circuit Current	CD = 0.8V, T/ \bar{R} = 0.8V, V _O = 0V, V _{CC} = MAX., Note 2	-10		-38 -75	mA
I _{IH}	Logical "1" Input Current	CD = 0.8V, T/ \bar{R} = 2.0V, V _I = 2.7V		0.1	80	μA
I _I	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} = MAX., V _I = V _{CC} MAX.			1	mA
I _{IL}	Logical "0" Input Current	CD = 0.8V, T/ \bar{R} = 2.0V, V _I = 0.4V		-70	-200	μA
V _C	Input Clamp Voltage	CD = 2.0V, I _{IN} = -12mA		-0.7	-1.5	Volts
I _{OD}	Output/Input Three-State Current	CD = 2.0V			-200 80	μA
B PORT (B₀-B₇)						
V _{IH}	Logical "1" Input Voltage	CD = 0.8V, T/ \bar{R} = 0.8V	2.0			Volts
V _{IL}	Logical "0" Input Voltage	CD = 0.8V, T/ \bar{R} = 0.8V			0.8 0.7	Volts
V _{OH}	Logical "1" Output Voltage	CD = 0.8V, T/ \bar{R} = 2.0V		V _{CC} -1.15 2.7	V _{CC} -0.8 3.9	Volts
V _{OL}	Logical "0" Output Voltage	CD = 0.8V, T/ \bar{R} = 2.0V			0.3 0.4	Volts
I _{OS}	Output Short Circuit Current	CD = 0.8V, T/ \bar{R} = 2.0V, V _O = 0V, V _{CC} = MAX., Note 2	-25		-50 -150	mA
I _{IH}	Logical "1" Input Current	CD = 0.8V, T/ \bar{R} = 0.8V, V _I = 2.7V		0.1	80	μA
I _I	Input Current at Maximum Input Voltage	CD = 2.0V, V _{CC} = MAX., V _I = V _{CC} MAX.			1	mA
I _{IL}	Logical "0" Input Current	CD = 0.8V, T/ \bar{R} = 0.8V, V _I = 0.4V		-70	-200	μA
V _C	Input Clamp Voltage	CD = 2.0V, I _{IN} = -12mA		-0.7	-1.5	Volts
I _{OD}	Output/Input Three-State Current	CD = 2.0V			-200 200	μA
CONTROL INPUTS CD, T/\bar{R}						
V _{IH}	Logical "1" Input Voltage		2.0			Volts
V _{IL}	Logical "0" Input Voltage				0.8	Volts
I _{IH}	Logical "1" Input Current	V _I = 2.7V		0.5	20	μA
I _I	Input Current at Maximum Input Voltage	V _{CC} = MAX., V _I = V _{CC} MAX.			1.0	mA
I _{IL}	Logical "0" Input Current	V _I = 0.4V			-0.1 -0.25	mA
V _C	Input Clamp Voltage	I _{IN} = -12mA		-0.8	-1.5	Volts
POWER SUPPLY CURRENT						
I _{CC}	Power Supply Current	CD = 2.0V, V _{CC} = MAX., V _{IN} = 0.4V		60	130	mA
		CD = V _{INA} = 0.4V, T/ \bar{R} = 2V, V _{CC} = MAX.		80	160	

4

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $T_A = 25^\circ C$)

Parameters	Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Units
A PORT DATA/MODE SPECIFICATIONS						
t_{PDHLA}	Propagation Delay to a Logical "0" from B Port to A Port	$CD = 0.4V$, $T/\bar{R} = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$		8		ns
t_{PDLHA}	Propagation Delay to a Logical "1" from B Port to A Port	$CD = 0.4V$, $T/\bar{R} = 0.4V$ (Figure 1) $R_1 = 1k$, $R_2 = 5k$, $C_1 = 30pF$		7		ns
t_{PLZA}	Propagation Delay from a Logical "0" to Three-State from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\bar{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$		11		ns
t_{PHZA}	Propagation Delay from a Logical "1" to Three-State from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\bar{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$		8		ns
t_{PZLA}	Propagation Delay from Three-State to a Logical "0" from CD to A Port	B_0 to $B_7 = 0.4V$, $T/\bar{R} = 0.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 30pF$		27		ns
t_{PZHA}	Propagation Delay from Three-State to a Logical "1" from CD to A Port	B_0 to $B_7 = 2.4V$, $T/\bar{R} = 0.4V$ (Figure 3) $S_3 = 0$, $R_5 = 5k$, $C_4 = 30pF$		19		ns
B PORT DATA/MODE SPECIFICATIONS						
t_{PDHLB}	Propagation Delay to a Logical "0" from A Port to B Port	$CD = 0.4V$, $T/\bar{R} = 2.4V$ (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		12		ns
		$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		7		
t_{PDLHB}	Propagation Delay to a Logical "1" from A Port to B Port	$CD = 0.4V$, $T/\bar{R} = 2.4V$ (Figure 1) $R_1 = 100\Omega$, $R_2 = 1k$, $C_1 = 300pF$		10		ns
		$R_1 = 667\Omega$, $R_2 = 5k$, $C_1 = 45pF$		7		
t_{PLZB}	Propagation Delay from a Logical "0" to Three-State from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\bar{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 1k$, $C_4 = 15pF$		13		ns
t_{PHZB}	Propagation Delay from a Logical "1" to Three-State from CD to B Port	A_0 to $A_7 = 2.4V$, $T/\bar{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 15pF$		8		ns
t_{PZLB}	Propagation Delay from Three-State to a Logical "0" from CD to B Port	A_0 to $A_7 = 0.4V$, $T/\bar{R} = 2.4V$ (Figure 3) $S_3 = 1$, $R_5 = 100\Omega$, $C_4 = 300pF$		32		ns
		$S_3 = 1$, $R_5 = 667\Omega$, $C_4 = 45pF$		16		
t_{PZHB}	Propagation Delay from Three-State to a Logical "1" from CD to B Port	A_0 to $A_7 = 2.4V$, $T/\bar{R} = 2.4V$ (Figure 3) $S_3 = 0$, $R_5 = 1k$, $C_4 = 300pF$		26		ns
		$S_3 = 0$, $R_5 = 667\Omega$, $C_4 = 45pF$		14		
TRANSMIT RECEIVE MODE SPECIFICATIONS						
t_{PHZR}	Propagation Delay from a Logical "1" to Three-State from T/\bar{R} to A Port	$CD = 0.4V$ (Figure 2) $S_1 = 1$, $R_4 = 100\Omega$, $C_3 = 300pF$ $S_2 = 0$, $R_3 = 1k$, $C_2 = 15pF$		7		ns
t_{PLZR}	Propagation Delay from a Logical "0" to Three-State from T/\bar{R} to A Port	$CD = 0.4V$ (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 300pF$ $S_2 = 1$, $R_3 = 1k$, $C_2 = 15pF$		10		ns
t_{PHZT}	Propagation Delay from a Logical "1" to Three-State from T/\bar{R} to B Port	$CD = 0.4V$ (Figure 2) $S_1 = 0$, $R_4 = 1k$, $C_3 = 15pF$ $S_2 = 1$, $R_3 = 5k$, $C_2 = 30pF$		16		ns
t_{PLZT}	Propagation Delay from a Logical "0" to Three-State from T/\bar{R} to B Port	$CD = 0.4V$ (Figure 2) $S_1 = 1$, $R_4 = 1k$, $C_3 = 15pF$ $S_2 = 0$, $R_3 = 1k$, $C_2 = 30pF$		17		ns
t_{PRL}	Propagation Delay from Transmit Mode to a Logical "0", T/\bar{R} to A Port	$t_{PRL} = t_{PHZT} + t_{PDHLA}$		23		ns
t_{PRH}	Propagation Delay from Transmit Mode to a Logical "1", T/\bar{R} to A Port	$t_{PRH} = t_{PLZT} + t_{PDLHA}$		28		ns
t_{PTL}	Propagation Delay from Receive Mode to a Logical "0", T/\bar{R} to B Port	$t_{PTL} = t_{PHZR} + t_{PDHLB}$		23		ns
t_{PTH}	Propagation Delay from Receive Mode to a Logical "1", T/\bar{R} to B Port	$t_{PTH} = t_{PLZR} + t_{PDLHB}$		24		ns

Notes: 1. All typical values given are for $V_{CC} = 5.0V$ and $T_A = 25^\circ C$.
2. Only one output at a time should be shorted.

FUNCTIONAL TABLE

Inputs	Conditions		
Chip Disable	0	0	1
Transmit/Receive	0	1	X
A Port	Out	In	Hi-Z
B Port	In	Out	Hi-Z

SWITCHING TIME WAVEFORMS AND AC TEST CIRCUITS





Figure 1. Propagation Delay from A Port to B Port or from B Port to A Port.

LIC-502

LIC-503





Figure 2. Propagation Delay from T/R to A Port or B Port.

LIC-504

LIC-505






Figure 3. Propagation Delay from CD to A Port or B Port.

LIC-506

LIC-507

4

Metallization and Pad Layout



DIE SIZE 0.066" x 0.086"

ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Hermetic DIP	-55°C to +125°C	DP7303BJ
Hermetic DIP	0°C to +70°C	DP8303BJ
Molded DIP	0°C to +70°C	DP8303BN
Dice	0°C to +70°C	AM8303BX