# $\frac{MEMORY}{cmos}$ $4 \times 2 M \times 16 BIT$ SYNCHRONOUS DYNAMIC RAM

# MB81F121642-75/-102/-102L/-10/-10L

# CMOS 4-Bank $\times$ 2,097,152-Word $\times$ 16 Bit Synchronous Dynamic Random Access Memory

#### DESCRIPTION

The Fujitsu MB81F121642 is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 134,217,728 memory cells accessible in a 16-bit format. The MB81F121642 features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81F121642 SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a conventional DRAM.


The MB81F121642 is ideally suited for workstations, personal computers, laser printers, high resolution graphic adapters/accelerators and other applications where an extremely large memory and bandwidth are required and where a simple interface is needed.

### PRODUCT LINE & FEATURES

_			MB81F	121642					
Parameter		-75	-102/-102L	-10/-10L	Reference Value @66MHz(CL=2)				
CL - trcd - trp		3 - 3 - 3 clk min.	2 - 2 - 2 clk min.	3 - 3 - 3 clk min.	2 - 2 - 2 clk min.				
Clock Frequency		133 MHz max.	100 MHz max.	100 MHz max.	66 MHz max.				
Burst Mode Cycle Time	CL = 2	10 ns min.	10 ns min.	10 ns min.	15ns min.				
Buist Mode Cycle Time	CL = 3	7.5 ns min.	10 ns min.	10 ns min.	10 ns min.				
Access Time From Clock	CL = 2	6 ns max.	6 ns max.	6 ns max.	8 ns max.				
ACCESS TIME FIOLD CLOCK	CL = 3	5.4 ns max.	6 ns max.	6 ns max.	6 ns max.				
Operating Current		115 mA	110 mA	100 mA	70 mA				
Power Down Mode Curren	t (Icc2P)	1 mA							
Self Refresh Current (Icc6)		1 mA	1 mA / 0.8 mA	1 mA / 0.8 mA	1 mA				

- Single +3.3 V Supply ±0.3 V tolerance
- LVTTL compatible I/O interface
- 4 K refresh cycles every 64 ms
- Four bank operation
- Burst read/write operation and burst read/single write operation capability
- Programmable burst type, burst length, and CAS latency
- Auto-and Self-refresh (every 15.6 μs)
- CKE power down mode
- Output Enable and Input Data Mask

### ■ PACKAGE



#### Package and Ordering Information


 – 54-pin plastic (400 mil) TSOP-II, order as MB81F121642-xxxFN (standard-version) or MB81F121642-xxxLFN (L-version)

### ■ PIN ASSIGNMENTS AND DESCRIPTIONS

	<b>54-Pin TSOP(II)</b> (TOP VIEW) <normal bend:="" fpt-54i<="" th=""><th></th><th></th></normal>										
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$											
Vcc Q 27 28 Vss (Marking side)											
	(Marking Side)										
Pin Number	Symbol		Function								
<b>Pin Number</b> 1, 3, 9, 14, 27, 43, 49		Supply Voltage									
	Symbol	Supply Voltage Data I/O									
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47,	Symbol Vcc, Vccq		Lower Byte : DQ₀ to DQ7								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	Symbol Vcc, Vccq DQo to DQ15	Data I/O	<ul> <li>Lower Byte : DQ₀ to DQ7</li> <li>Upper Byte : DQ8 to DQ15</li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54	Symbol Vcc, Vcca DQ0 to DQ15 Vss, Vssa *	Data I/O Ground	<ul> <li>Lower Byte : DQ₀ to DQ7</li> <li>Upper Byte : DQ8 to DQ15</li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40	Symbol Vcc, Vccq DQ0 to DQ15 Vss, Vssq * N.C.	Data I/O Ground No Connection	<ul> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40 16	Symbol Vcc, Vcca DQo to DQ15 Vss, Vssa * N.C. WE	Data I/O Ground No Connection Write Enable	<ul> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40 16 17	Symbol Vcc, Vcca DQo to DQ15 Vss, Vssa * N.C. WE CAS	Data I/O Ground No Connection Write Enable Column Addres	<ul> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40 16 17 18	Symbol Vcc, Vcca DQo to DQ15 Vss, Vssa * N.C. WE CAS RAS	Data I/O Ground No Connection Write Enable Column Address Row Address S	<ul> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40 16 17 18 19	Symbol Vcc, Vcca DQo to DQ15 Vss, Vssa * N.C. WE CAS RAS CS	Data I/O Ground No Connection Write Enable Column Address Row Address S Chip Select	<ul> <li>Lower Byte : DQ<sub>0</sub> to DQ<sub>7</sub></li> <li>Upper Byte : DQ<sub>8</sub> to DQ<sub>15</sub></li> </ul> ss Strobe Strobe ank Address)								
1, 3, 9, 14, 27, 43, 49         2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53         6, 12, 28, 41, 46, 52, 54         36, 40         16         17         18         19         20, 21	Symbol           Vcc, Vccq           DQ0 to DQ15           Vss, Vssq *           N.C.           WE           CAS           RAS           CS           A13 (BA0), A12 (BA1)	Data I/O Ground No Connection Write Enable Column Address Row Address S Chip Select Bank Select (B	Lower Byte : DQ <sub>0</sub> to DQ <sub>7</sub> Upper Byte : DQ <sub>8</sub> to DQ <sub>15</sub> ss Strobe Strobe ank Address)								
1, 3, 9, 14, 27, 43, 49         2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53         6, 12, 28, 41, 46, 52, 54         36, 40         16         17         18         19         20, 21         22         22, 23, 24, 25, 26, 29, 30, 31, 32, 33,	Symbol           Vcc, Vccq           DQ0 to DQ15           Vss, Vssq *           N.C.           WE           CAS           RAS           CS           A13 (BA0), A12 (BA1)           AP	Data I/O Ground No Connection Write Enable Column Address Row Address S Chip Select Bank Select (B Auto Precharge	Lower Byte : DQ <sub>0</sub> to DQ <sub>7</sub> Upper Byte : DQ <sub>8</sub> to DQ <sub>15</sub> ss Strobe Strobe ank Address) Enable Row: A <sub>0</sub> to A <sub>11</sub>								
1, 3, 9, 14, 27, 43, 49 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 6, 12, 28, 41, 46, 52, 54 36, 40 16 17 18 19 20, 21 22 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35	Symbol           Vcc, Vccq           DQ0 to DQ15           Vss, Vssq *           N.C.           WE           CAS           RAS           CS           A13 (BA0), A12 (BA1)           AP           A0 to A11	Data I/O Ground No Connection Write Enable Column Address Row Address S Chip Select Bank Select (Bank Select	Lower Byte : DQ <sub>0</sub> to DQ <sub>7</sub> Upper Byte : DQ <sub>8</sub> to DQ <sub>15</sub> ss Strobe Strobe ank Address) Enable Row: A <sub>0</sub> to A <sub>11</sub>								

\* : These pins are connected internally in the chip.

### BLOCK DIAGRAM



### ■ FUNCTIONAL TRUTH TABLE Note \*1

COMMAND TRUTH TABLE Note \*2, \*3, and \*4

Function	Notos	Symbol	Cł	٢E	CS	RAS	CAS	WE	A13, A12	<b>A</b> 11	<b>A</b> 10	A۹	A <sub>8</sub> to
Function	Notes	Symbol	n-1	n	63	RAJ	CAS	VVE	(BA)	<b>A</b> 11	(AP)	A9	A₀
Device Deselect	*5	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	Х
No Operation	*5	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	Х
Burst Stop		BST	Н	Х	L	Н	Н	L	Х	Х	Х	Х	Х
Read	*6	READ	Н	Х	L	Н	L	Н	V	Х	L	Х	V
Read with Auto-precharge	*6	READA	Н	Х	L	Н	L	Н	V	Х	Н	Х	V
Write	*6	WRIT	Н	Х	L	Н	L	L	V	Х	L	Х	V
Write with Auto-precharge	*6	WRITA	Н	Х	L	Н	L	L	V	Х	Н	Х	V
Bank Active	*7	ACTV	Н	Х	L	L	Н	Н	V	V	V	V	V
Precharge Single Bank		PRE	Н	Х	L	L	Н	L	V	Х	L	Х	Х
Precharge All Banks		PALL	Н	Х	L	L	Н	L	Х	Х	Н	Х	Х
Mode Register Set	*8, *9	MRS	Н	Х	L	L	L	L	L	L	L	V	V

**Notes:** \*1. V = Valid, L = Logic Low, H = Logic High, X = either L or H.

- \*2. All commands assumes no CSUS command on previous rising edge of clock.
- \*3. All commands are assumed to be valid state transitions.
- \*4. All inputs are latched on the rising edge of clock.
- \*5. NOP and DESL commands have the same effect on the part.
- \*6. READ, READA, WRIT and WRITA commands should only be issued after the corresponding bank has been activated (ACTV command). Refer to STATE DIAGRAM.
- \*7. ACTV command should only be issued after corresponding bank has been precharged (PRE or PALL command).
- \*8. Required after power up. Refer to POWER-UP INITIALIZATION in page 19.
- \*9. MRS command should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

#### **DQM TRUTH TABLE**

Function	Symbol	С	KE	DQML	DQMU
Function	Symbol	n-1	n	DQIVIL	DQINO
Data Write/Output Enable for Lower Byte	ENBL L	Н	Х	L	Х
Data Write/Output Enable for Upper Byte	ENBL U	Н	Х	Х	L
Data Mask/Output Disable for Lower Byte	MASK L	Н	Х	Н	Х
Data Mask/Output Disable for Upper Byte	MASK U	Н	Х	Х	Н

#### **CKE TRUTH TABLE**

Current	Function Note	C. C. March	hal	Cł	٢E	CS	DAG		WE	<b>A</b> <sub>13</sub> ,	Δ	<b>A</b> 10	A <sub>9</sub>
State	Function Note	s Sym		n-1	n	63	RAJ	CAS	VVE	A <sub>12</sub> (BA)	<b>A</b> 11	(AP)	to A₀
Bank Active	Clock Suspend Mode Entry *	1 CSL	JS	Н	L	Х	Х	Х	Х	Х	Х	Х	Х
Any (Except Idle)	Clock Suspend Continue *	1		L	L	х	х	Х	х	Х	Х	Х	х
Clock Suspend	Clock Suspend Mode Exit			L	Н	х	х	Х	х	Х	Х	Х	х
Idle	Auto-refresh Command *	2 RE	F	Н	Н	L	L	L	Н	Х	Х	Х	Х
Idle	Self-refresh Entry *2, *	3 SEL	.F	Н	L	L	L	L	Н	Х	Х	Х	Х
	Colf refrech Evit			L	Н	L	Н	Н	Н	Х	Х	Х	Х
Self Refresh	Self-refresh Exit	SEL	FX	L	Н	Н	Х	Х	Х	Х	Х	Х	Х
المالم				Н	L	L	Н	н	Н	Х	Х	Х	Х
Idle	Power Down Entry *	3 PE	)	Н	L	Н	Х	Х	Х	Х	Х	Х	Х
	Deuter Deute Evit			L	Н	L	Н	Н	Н	Х	Х	Х	Х
Power Down	Power Down Exit			L	Н	н	Х	Х	Х	Х	Х	Х	Х

Notes: \*1. The CSUS command requires that at least one bank is active. Refer to STATE DIAGRAM. NOP or DSEL commands should be issued after CSUS and PRE(or PALL) commands asserted at the same time.

\*2. REF and SELF commands should only be issued after all banks have been precharged (PRE or PALL command). Refer to STATE DIAGRAM.

\*3. SELF and PD commands should only be issued after the last read data have been appeared on DQ.

### **OPERATION COMMAND TABLE (Applicable to single bank)** Note \*1

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Idle	Н	Х	Х	Х	Х	DESL	NOP
	L	Н	н	Н	Х	NOP	NOP
	L	Н	н	L	Х	BST	NOP
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	н	Н	BA, RA	ACTV	Bank Active after tRCD
	L	L	н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	REF/SELF	Auto-refresh or Self-refresh *3, *6
	L	L	L	L	MODE	MRS	Mode Register Set *3, *7 (Idle after tRSC)
Bank Active	Н	Х	Х	Х	Х	DESL	NOP
	L	н	н	Н	Х	NOP	NOP
	L	н	н	L	Х	BST	NOP
	L	н	L	Н	BA, CA, AP	READ/READA	Begin Read; Determine AP
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Begin Write; Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Precharge; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

(Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read	н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	н	н	Н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	н	н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active
	L	н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, New Read; Determine AP
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, Start Write; *4 Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge $\rightarrow$ Idle; Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write	н	х	х	х	Х	DESL	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	н	Н	Н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Bank Active)
	L	Н	н	L	Х	BST	Burst Stop $\rightarrow$ Bank Active
	L	н	L	Н	BA, CA, AP	READ/READA	Terminate Burst, Start Read; *4 Determine AP
	L	н	L	L	BA, CA, AP	WRIT/WRITA	Terminate Burst, New Write; Determine AP
	L	L	н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Terminate Burst, Precharge Determine Precharge Type
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

#### (Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Read with Auto- precharge	н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
precharge	L	н	Н	н	Х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
	L	Н	н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal
Write with Auto- precharge	н	х	х	х	х	DESL	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
precharge	L	н	Н	н	х	NOP	NOP (Continue Burst to End $\rightarrow$ Precharge $\rightarrow$ Idle)
	L	Н	н	L	Х	BST	Illegal
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal *2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal *2
	L	L	Н	Н	BA, RA	ACTV	Illegal *2
	L	L	н	L	BA, AP	PRE/PALL	Illegal *2
	L	L	L	Н	Х	REF/SELF	Illegal
	L	L	L	L	MODE	MRS	Illegal

### (Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function	Notes
Precharging	Н	Х	Х	Х	Х	DESL	NOP (Idle after t <sub>RP</sub> )	
	L	Н	Н	Н	Х	NOP	NOP (Idle after trp)	
	L	Н	Н	L	Х	BST	NOP (Idle after t <sub>RP</sub> )	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	NOP (PALL may affect other bank)	*5
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	
Bank Activating	Н	Х	Х	Х	Х	DESL	NOP (Bank Active after tRCD)	
Activating	L	Н	Н	Н	Х	NOP	NOP (Bank Active after tRCD)	
	L	Н	Н	L	Х	BST	NOP (Bank Active after tRCD)	
	L	Н	L	Н	BA, CA, AP	READ/READA	Illegal	*2
	L	Н	L	L	BA, CA, AP	WRIT/WRITA	Illegal	*2
	L	L	Н	Н	BA, RA	ACTV	Illegal	*2
	L	L	Н	L	BA, AP	PRE/PALL	Illegal	*2
	L	L	L	Н	Х	REF/SELF	Illegal	
	L	L	L	L	MODE	MRS	Illegal	

#### (Continued)

Current State	CS	RAS	CAS	WE	Addr	Command	Function Notes
Refreshing	Н	Х	Х	Х	Х	DESL	NOP (Idle after trc)
	L	Н	Н	Х	Х	NOP/BST	NOP (Idle after tRc)
	L	н	L	Х	х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Н	Х	Х	ACTV/ PRE/PALL	Illegal
	L	L	L	Х	Х	REF/SELF/ MRS	Illegal
Mode Register	Н	Х	Х	Х	Х	DESL	NOP (Idle after trsc)
Setting	L	Н	Н	Н	Х	NOP	NOP (Idle after t <sub>RSC</sub> )
	L	Н	Н	L	Х	BST	Illegal
	L	н	L	Х	Х	READ/READA/ WRIT/WRITA	Illegal
	L	L	Х	Х	Х	ACTV/PRE/ PALL/REF/ SELF/MRS	Illegal

#### ABBREVIATIONS:

RA = Row Address BA = Bank Address

CA = Column Address AP = Auto Precharge

**Notes:** \*1. All entries in OPERATION COMMAND TABLE assume the CKE was High during the proceeding clock cycle and the current clock cycle.

Illegal means don't used command. If used, power up sequence be asserted after power shut down.

- \*2. Illegal to bank in specified state; entry may be legal in the bank specified by BA, depending on the state of that bank.
- \*3. Illegal if any bank is not idle.
- \*4. Must satisfy bus contention, bus turn around, and/or write recovery requirements. Refer to TIMING DIAGRAM -11 & -12.
- \*5. NOP to bank precharging or in idle state. May precharge bank specified by BA (and AP).
- \*6. SELF command should only be issued after the last read data have been appeared on DQ.
- \*7. MRS command should only be issued on condition that all DQ are in Hi-Z.

### COMMAND TRUTH TABLE FOR CKE Note \*1

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Self- refresh	Н	Х	Х	Х	Х	Х	Х	Invalid
Tellesii	L	Н	Н	х	х	Х	х	Exit Self-refresh (Self-refresh Recovery Æ Idle after t <sub>RC</sub> )
	L	Н	L	н	Н	Н	х	Exit Self-refresh (Self-refresh Recovery Æ Idle after t <sub>RC</sub> )
	L	Н	L	Н	Н	L	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	L	Х	Х	Х	Illegal
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-refresh)
Self- refresh	L	Х	Х	Х	Х	Х	Х	Invalid
Recovery	Н	Н	Н	Х	Х	Х	Х	Idle after t <sub>RC</sub>
	Н	Н	L	н	Н	Н	Х	Idle after t <sub>RC</sub>
	Н	Н	L	н	Н	L	Х	Illegal
	Н	Н	L	н	L	Х	х	Illegal
	Н	Н	L	L	Х	Х	Х	Illegal
	н	L	Х	Х	Х	Х	Х	Illegal *2

#### (Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes
Power Down	Н	Х	Х	Х	Х	Х	х	Invalid
Down	L	Н	Н	Х	Х	Х	Х	Evit Dower Down Made
	L	Н	L	Н	Н	Н	Х	– Exit Power Down Mode $ ightarrow$ Idle
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Power Down Mode)
	L	Н	L	L	Х	Х	Х	Illegal
	L	Н	L	Н	L	Х	Х	Illegal
	L	Н	L	Н	Н	Х	Х	Illegal
All Banks	н	Н	Н	Х	Х	Х	MODE	Refer to the Operation Command Table.
Idle	Н	Н	L	Н	Х	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	Н	Х	MODE	Refer to the Operation Command Table.
	Н	Н	L	L	L	Н	Х	Auto-refresh
	Н	Н	L	L	L	L	MODE	Refer to the Operation Command Table.
	Н	L	Н	Х	Х	Х	Х	Power Down
	Н	L	L	Н	Н	Н	Х	Power Down
	Н	L	L	Н	Н	L	Х	Illegal
	н	L	L	Н	L	Х	Х	Illegal
	н	L	L	L	Н	Х	Х	Illegal
	Н	L	L	L	L	Н	Х	Self-refresh *3
	Н	L	L	L	L	L	Х	Illegal
	L	Х	Х	Х	Х	Х	Х	Invalid

#### (Continued)

Current State	CKE n-1	CKE n	CS	RAS	CAS	WE	Addr	Function Notes		
Bank Active Bank Activating Read/Write	Н	Н	Х	x	х	х	Х	Refer to the Operation Command Table.		
Read with Auto- precharge/	Н	L	Х	x	х	х	х	Begin Clock Suspend next cycle		
Write with Auto- precharge	L	х	х	x	х	х	х	Invalid		
Clock	Н	Х	Х	Х	Х	Х	Х	Invalid		
Suspend	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle		
	L	L	Х	Х	Х	Х	Х	Maintain Clock Suspend		
Any State Other Than	L	Х	Х	Х	Х	Х	Х	Invalid		
Listed	Н	Н	Х	Х	Х	Х	Х	Refer to the Operation Command Table.		
	Н	L	Х	Х	Х	Х	Х	Illegal		

**Notes:** \*1. All entries in COMMAND TRUTH TABLE FOR CKE are specified at CKE(n) state and CKE input from CKE(n-1) to CKE(n) state must satisfy corresponding set up and hold time for CKE.

\*2. CKE should be held High for  $t_{RC}$  period.

\*3. SELF command should only be issued after the last data have been appeared on DQ.

### ■ FUNCTIONAL DESCRIPTION

### SDRAM BASIC FUNCTION

Three major differences between this SDRAM and conventional DRAMs are: synchronized operation, burst mode, and mode register.

The **synchronized operation** is the fundamental difference. An SDRAM uses a clock input for the synchronization, where the DRAM is basically asynchronous memory although it has been using two clocks, RAS and CAS. Each operation of DRAM is determined by their timing phase differences while each operation of SDRAM is determined by commands and all operations are referenced to a positive clock edge. Fig 2 shows the basic timing diagram differences between SDRAMs and DRAMs.

The **burst mode** is a very high speed access mode utilizing an internal column address generator. Once a column addresses for the first access is set, following addresses are automatically generated by the internal column address counter.

The **mode register** is to justify the SDRAM operation and function into desired system conditions. MODE REGISTER TABLE shows how SDRAM can be configured for system requirement by mode register programming.

### CLOCK (CLK) and CLOCK ENABLE (CKE)

All input and output signals of SDRAM use register type buffers. A CLK is used as a trigger for the register and internal burst counter increment. All inputs are latched by a positive edge of CLK. All outputs are validated by the CLK. CKE is a high active clock enable signal. When CKE = Low is latched at a clock input during active cycle, the next clock will be internally masked. During idle state (all banks have been precharged), the Power Down mode (standby) is entered with CKE = Low and this will make extremely low standby current.

### CHIP SELECT (CS)

 $\overline{CS}$  enables all commands inputs,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$ , and address input. When  $\overline{CS}$  is High, command signals are negated but internal operation such as burst cycle will not be suspended. If such a control isn't needed,  $\overline{CS}$  can be tied to ground level.

### COMMAND INPUT (RAS, CAS and WE)

Unlike a conventional DRAM,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  do not directly imply SDRAM operation, such as Row address strobe by  $\overline{RAS}$ . Instead, each combination of  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  input in conjunction with  $\overline{CS}$  input at a rising edge of the CLK determines SDRAM operation. Refer to FUNCTIONAL TRUTH TABLE in page 5.

### ADDRESS INPUT (Ao to A11)

Address input selects an arbitrary location of a total of 2,097,152 words of each memory cell matrix. A total of twenty one address input signals are required to decode such a matrix. SDRAM adopts an address multiplexer in order to reduce the pin count of the address line. At a Bank Active command (ACTV), twelve Row addresses are initially latched and the remainder of nine Column addresses are then latched by a Column address strobe command of either a Read command (READ or READA) or Write command (WRIT or WRITA).

### BANK SELECT (A12, A13)

This SDRAM has four banks and each bank is organized as 2 M words by 16-bit.

Bank selection by A13, A12 occurs at Bank Active command (ACTV) followed by read (READ or READA), write (WRIT or WRITA), and precharge command (PRE).

### DATA INPUTS AND OUTPUTS (DQ0 to DQ15)

Input data is latched and written into the memory at the clock following the write command input. Data output is obtained by the following conditions followed by a read command input:

- tRAC ; from the bank active command when tRCD (min) is satisfied. (This parameter is reference only.)
- tcac; from the read command when trcb is greater than trcb (min). (This parameter is reference only.) tac; from the clock edge after trac and tcac.

The polarity of the output data is identical to that of the input. Data is valid between access time (determined by the three conditions above) and the next positive clock edge (toH).

#### DATA I/O MASK (DQML/DQMU)

DQML and DQMU are an active high enable input and has an output disable and input mask function. During burst cycle and when DQML/DQMU = High is latched by a clock, input is masked at the same clock and output will be masked at the second clock later while internal burst counter will increment by one or will go to the next stage depending on burst type.

#### BURST MODE OPERATION AND BURST TYPE

The burst mode provides faster memory access. The burst mode is implemented by keeping the same Row address and by automatic strobing column address. Access time and cycle time of Burst mode is specified as  $t_{AC}$  and  $t_{CK}$ , respectively. The internal column address counter operation is determined by a mode register which defines burst type and burst count length of 1, 2, 4 or 8 bits of boundary. In order to terminate or to move from the current burst mode to the next stage while the remaining burst count is more than 1, the following combinations will be required:

Current Stage	Next Stage	Π	Nethod (Assert the following command)
Burst Read	Burst Read		Read Command
Burst Read	Burst Write	1st Step	Mask Command (Normally 3 clock cycles)
Buist Reau	Buist white	2nd Step	Write Command after Iowd
Burst Write	Burst Write		Write Command
Burst Write	Burst Read		Read Command
Burst Read	Precharge		Precharge Command
Burst Write	Precharge		Precharge Command

The burst type can be selected either sequential or interleave mode if burst length is 2, 4 or 8. The sequential mode is an incremental decoding scheme within a boundary address to be determined by count length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0). The interleave mode is a scrambled decoding scheme for  $A_0$  and  $A_2$ . If the first access of column address is even (0), the next address will be odd (1), or vice-versa.

#### (Continued)

When the full burst operation is executed at single write mode, Auto-precharge command is valid only at write operation.

The burst type can be selected either sequential or interleave mode. But only the sequential mode is usable to the full column burst. The sequential mode is an incremental decoding scheme within a boundary address to be determined by burst length, it assigns +1 to the previous (or initial) address until reaching the end of boundary address and then wraps round to least significant address (= 0).

Burst Length	Starting Column Address A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	Sequential Mode	Interleave
2	X X 0	0 – 1	0 – 1
2	X X 1	1 – 0	1 – 0
	X 0 0	0-1-2-3	0-1-2-3
4	X 0 1	1-2-3-0	1-0-3-2
4	X 1 0	2-3-0-1	2-3-0-1
	X 1 1	3-0-1-2	3-2-1-0
	0 0 0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0 0 1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0	1 - 0 - 3 - 2 - 5 - 4 - 7 - 6
	0 1 0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2 - 3 - 0 - 1 - 6 - 7 - 4 - 5
8	0 1 1	3-4-5-6-7-0-1-2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
0	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0

### FULL COLUMN BURST AND BURST STOP COMMAND (BST)

The full column burst is an option of burst length and available only at sequential mode of burst type. This full column burst mode is repeatedly access to the same column. If burst mode reaches end of column address, then it wraps round to first column address (= 0) and continues to count until interrupted by the news read (READ) /write (WRIT), precharge (PRE), or burst stop (BST) command. The selection of Auto-precharge option is illegal during the full column burst operation except write command at BURST READ & SINGLE WRITE mode.

The BST command is applicable to terminate the burst operation. If the BST command is asserted during the burst mode, its operation is terminated immediately and the internal state moves to Bank Active.

When read mode is interrupted by BST command, the output will be in High-Z.

For the detail rule, please refer to TIMING DIAGRAM-8.

When write mode is interrupted by BST command, the data to be applied at the same time with BST command will be ignored.

### **BURST READ & SINGLE WRITE**

The burst read and single write mode provides single word write operation regardless of its burst length. In this mode, burst read operation does not be affected by this mode.

### PRECHARGE AND PRECHARGE OPTION (PRE, PALL)

SDRAM memory core is the same as conventional DRAMs', requiring precharge and refresh operations. Precharge rewrites the bit line and to reset the internal Row address line and is executed by the Precharge command (PRE). With the Precharge command, SDRAM will automatically be in standby state after precharge time (trp).

The precharged bank is selected by combination of AP and  $A_{13}$ ,  $A_{12}$  when Precharge command is asserted. If AP = High, all banks are precharged regardless of  $A_{13}$ ,  $A_{12}$  (PALL). If AP = Low, a bank to be selected by  $A_{12}$ ,  $A_{13}$  is precharged (PRE).

The auto-precharge enters precharge mode at the end of burst mode of read or write without Precharge command assertion.

This auto precharge is entered by AP = High when a read or write command is asserted. Refer to FUNCTIONAL TRUTH TABLE.

#### AUTO-REFRESH (REF)

Auto-refresh uses the internal refresh address counter. The SDRAM Auto-refresh command (REF) generates Precharge command internally. All banks of SDRAM should be precharged prior to the Auto-refresh command. The Auto-refresh command should also be asserted every 16 ms or a total 4096 refresh commands within a 64 ms period.

#### SELF-REFRESH ENTRY (SELF)

Self-refresh function provides automatic refresh by an internal timer as well as Auto-refresh and will continue the refresh function until cancelled by SELFX.

The Self-refresh is entered by applying an Auto-refresh command in conjunction with CKE = Low (SELF). Once SDRAM enters the self-refresh mode, all inputs except for CKE will be "don't care" (either logic high or low level state) and outputs will be in a High-Z state. During a self-refresh mode, CKE = Low should be maintained. SELF command should only be issued after last read data has been appeared on DQ.

**Note:** When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted prior to the self-refresh mode entry.

#### SELF-REFRESH EXIT (SELFX)

To exit self-refresh mode, apply minimum t<sub>CKSP</sub> after CKE brought high, and then the No operation command (NOP) or the Deselect command (DESL) should be asserted within one t<sub>RC</sub> period. CKE should be held High within one t<sub>RC</sub> period after t<sub>CKSP</sub>. Refer to Timing Diagram-16 for the detail.

It is recommended to assert an Auto-refresh command just after the tRC period to avoid the violation of refresh period.

Note: When the burst refresh method is used, a total of 4096 auto-refresh commands within 4 ms must be asserted after the self-refresh exit.

### MODE REGISTER SET (MRS)

The mode register of SDRAM provides a variety of different operations. The register consists of four operation fields; Burst Length, Burst Type, CAS latency, and Operation Code. Refer to MODE REGISTER TABLE.

The mode register can be programmed by the Mode Register Set command (MRS). Each field is set by the address line. Once a mode register is programmed, the contents of the register will be held until re-programmed by another MRS command (or part loses power). MRS command should only be issued on condition that all DQ is in Hi-Z.


The condition of the mode register is undefined after the power-up stage. It is required to set each field after initialization of SDRAM. Refer to POWER-UP INITIALIZATION below.


#### **POWER-UP INITIALIZATION**

The SDRAM internal condition after power-up will be undefined. It is required to follow the following Power On Sequence to execute read or write operation.

- 1. Apply power and start clock. Attempt to maintain either NOP or DESL command at the input.
- 2. Maintain stable power, stable clock, and NOP condition for a minimum of 100 ms.
- 3. Precharge all banks by Precharge (PRE) or Precharge All command (PALL).
- 4. Assert minimum of 2 Auto-refresh command (REF).
- 5. Program the mode register by Mode Register Set command (MRS).

In addition, it is recommended DQM and CKE to track Vcc to insure that output is High-Z state. The Mode Register Set command (MRS) can be set before 2 Auto-refresh command (REF).





### ■ 1 BANK OPERATION COMMAND TABLE

#### MINIMUM CLOCK LATENCY OR DELAY TIME FOR SINGLE BANK OPERATION

	MINIMOM CLOCK LATENCT OR DELAT TIME FOR SINGLE BANK OPERATION										
Second command (same bank) First command	SAM	ACTV	READ	READA <sup>₅</sup>	WRIT	WRITA **	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc					trsc	<b>t</b> RSC	trsc	trsc	trsc
ACTV			trcd	trcd	<b>t</b> RCD	<b>t</b> RCD	tras	<b>t</b> ras			1
READ			1	1	*5 1	*5 1	*4 1	*4 1			1
READA	*1 *2 BL+ t <sub>RP</sub>	BL+ trp					*4 BL+ t <sub>RP</sub>	*4 BL+ t <sub>RP</sub>	*2 BL+ t <sub>RP</sub>	*2 *7 BL+ t <sub>RP</sub>	
WRIT			twr	<b>t</b> wr	1	1	*4 <b>t</b> dpl	*4 tdpl			1
WRITA	*2 BL-1 + tdal	BL-1 + tdal					*4 BL-1 + tdal	*4 BL-1 + tdal	*2 BL-1 + tdal	*2 BL-1 + tdal	
PRE	*2 *3 <b>t</b> RP	<b>t</b> RP					1	*4 1	*2 <b>t</b> RP	*2 *6 <b>t</b> RP	1
PALL	*3 <b>t</b> RP	<b>t</b> RP					1	1	<b>t</b> RP	*6 <b>t</b> RP	1
REF	trc	trc					trc	trc	trc	trc	trc
SELFX	<b>t</b> RC	trc					<b>t</b> RC	<b>t</b> RC	trc	trc	<b>t</b> RC

**Notes:** \*1. If  $t_{RP}(min) \leq CL \times t_{CK}$ , minimum latency is a sum of  $(BL + CL) \times t_{CK}$ .

- \*2. Assume all banks are in Idle state.
- \*3. Assume output is in High-Z state.
- \*4. Assume t<sub>RAS</sub>(min) is satisfied.
- \*5. Assume no I/O conflict.
- \*6. Assume after the last data have been appeared on DQ.
- \*7. If  $t_{RP}(min) \le (CL-1) \times t_{CK}$ , minimum latency is a sum of  $(BL + CL-1) \times t_{CK}$ .

Illegal Command

### ■ MULTI BANK OPERATION COMMAND TABLE

#### MINIMUM CLOCK LATENCY OR DELAY TIME FOR MULTI BANK OPERATION

Second command (other bank) First command	MRS	ACTV	READ	<b>READA</b> , *e	wriT ₂₂	*5, *6 *5, *6	PRE	PALL	REF	SELF	BST
MRS	trsc	trsc					<b>t</b> RSC	<b>t</b> RSC	<b>t</b> RSC	<b>t</b> RSC	<b>t</b> RSC
ACTV		*2 <b>t</b> rrd	*7 1	*7 1	*7 1	*7 1	*6 *7 1	*7 tras			1
READ		*2 *4 1	1	1	*10 <b>1</b>	*10 <b>1</b>	*6 1	*6 1			1
READA	*1 *2 BL+ t <sub>RP</sub>	*2 *4 1	*6 1	*6 1	*6 *10 <b>1</b>	*10 1	*6 1	*6 BL+ t <sub>RP</sub>	*2 BL+ t <sub>RP</sub>	*2 *9 BL+ t <sub>RP</sub>	
WRIT		*2 *4 1	1	1	1	1	*6 1	*6 <b>t</b> dpl			1
WRITA	*2 BL-1 + tdal	*2 *4 1	*6 1	*6 1	*6 1	*6 1	*6 1	*6 BL-1 + tdal	*2 BL-1 + tdal	*2 BL-1 + tdal	
PRE	*2 *3 <b>t</b> RP	*2 *4 1	*7 1	*7 1	*7 1	*7 1	*6 *7 1	*7 1	*2 <b>t</b> RP	*2 *8 <b>t</b> RP	1
PALL	*3 <b>t</b> RP	<b>t</b> RP					1	1	trp	*8 <b>t</b> RP	1
REF	trc	<b>t</b> RC					<b>t</b> RC	<b>t</b> RC	trc	trc	<b>t</b> RC
SELFX	trc	trc					<b>t</b> RC	<b>t</b> RC	trc	trc	trc

**Notes:** \*1. If  $t_{RP}(min) \leq CL \times t_{CK}$ , minimum latency is a sum of  $(BL + CL) \times t_{CK}$ .

- \*2. Assume bank of the object is in Idle state.
- \*3. Assume output is in High-Z state.

\*4. trrd(min) of other bank (second command will be asserted) is satisfied.

\*5. Assume other bank is in active, read or write state.

\*6. Assume tRAS(min) is satisfied.

\*7. Assume other banks are not in READA/WRITA state.


- \*8. Assume after the last data have been appeared on DQ.
- \*9. If  $t_{RP}(min) \le (CL-1) \times t_{CK}$ , minimum latency is a sum of  $(BL + CL-1) \times t_{CK}$ .

\*10. Assume no I/O conflict.

**Illegal Command** 

### ■ MODE REGISTER TABLE





Notes: \*1. When  $A_9 = 1$ , burst length at Write is always one regardless of BL value.

\*2. BL = 1 and Full Column are not applicable to the interleave mode.

\*3. A7 =1 and A8 = 1 are the vender specific.

### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage of Vcc Supply Relative to Vss	Vcc, Vccq	-0.5 to +4.6	V
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Power Dissipation	PD	1.3	W
Storage Temperature	Тѕтс	-55 to +125	×C


**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING CONDITIONS

#### (Referenced to Vss)

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage		Vcc, Vccq	3.0	3.3	3.6	V
Supply voltage		Vss, Vssq	0	0	0	V
Input High Voltage	*1	Vін	2.0	—	Vcc + 0.5	V
Input Low Voltage	*2	VIL	-0.5		0.8	V
Ambient Temperature		TA	0	_	+70	×C

#### Notes:



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating conditionranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### ■ CAPACITANCE

 $(T_A = 25 \times C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input Capacitance, Except for CLK	CIN1	2.5	—	5.0	pF
Input Capacitance for CLK	CIN2	2.5	—	4.0	pF
I/O Capacitance	Cı/o	4.0		6.5	pF

### ■ DC CHARACTERISTICS

### (At recommended operating conditions unless otherwise noted.) Note \*1, \*2, and \*3

Dave	ameter	Symbol	Condition	Va	lue	Unit
Para	ameter	Symbol	Condition	Min.	Max.	
Output High Voltage	)	VOH(DC)	Іон = −2 mA	2.4		V
Output Low Voltage		Vol(DC)	lo∟=2 mA	_	0.4	V
Input Leakage Current (Any Input)		lu	$0 V \le V_{IN} \le V_{CC}$ ; All other pins not under test = $0 V$	-5	5	mA
Output Leakage Current		Ilo	$0 V \le V_{IN} \le V_{CC};$ Data out disabled	-5	5	mA
MB81F121642-75			Burst Length = 1 t <sub>RC</sub> = min		115	
Operating Current (Average Power Supply Current)	MB81F121642 -102/-102L		tcκ = min One bank active Output pin open		110	mA
	MB81F121642 -10/-10L	10015	Addresses changed up to one time during tck (min)		100	
	Reference Value *4 @66MHz(CL=2)		$0 V \le V_{IN} \le V_{IL} \max$ VIH min $\le V_{IN} \le V_{CC}$		70	
		Ісс2р	$\begin{array}{l} CKE = V_{IL} \\ All \ banks \ idle \\ tck = min \\ Power \ down \ mode \\ 0 \ V \leq V_{IN} \leq V_{IL} \\ max \\ V_{IH} \\ min \leq V_{IN} \leq V_{Cc} \end{array}$	_	1	mA
		ICC2PS	$\begin{array}{l} CKE = V_{IL} \\ All \ banks \ idle \\ CLK = V_{IH} \ or \ V_{IL} \\ Power \ down \ mode \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CC} \end{array}$		1	mA
Precharge Standby (Power Supply Curre		Ісс2н	$\begin{array}{l} CKE = V_{IH} \\ All \ banks \ idle, \ t_{CK} = 15 \ ns \\ NOP \ command \ only, \\ Input \ signals \ (except \ to \ CMD) \\ are \ changed \ one \ time \ during \\ 30 \ ns \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \ \leq V_{IN} \leq V_{CC} \end{array}$	_	5	mA
		Icc2NS	$\begin{array}{l} CKE = V_{IH} \\ All \text{ banks idle} \\ CLK = V_{IH} \text{ or } V_{IL} \\ Input signal are stable \\ 0 \ V \leq V_{IN} \leq V_{IL} \\ max \\ V_{IH} \min \leq V_{IN} \leq V_{CC} \end{array}$	_	2	mA

(Continued)

Para	motor	Symbol	Condition	Va	lue	Unit
Para	meter	Symbol	Condition	Min.	Max.	
		Іссзр	$\begin{array}{l} CKE = V_{IL}, \mbox{ Any bank active } \\ t_{CK} = min \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CC} \end{array}$	_	35	mA
		Icc3ps	$\begin{array}{l} CKE=V_{IL}\\ Any \text{ bank active}\\ CLK=V_{IH} \text{ or }V_{IL}\\ 0 \ V \leq V_{IN} \leq V_{IL} \ \text{max}\\ V_{IH} \min \leq V_{IN} \leq V_{CC} \end{array}$	_	35	mA
Active Standby Current (Power Supply Current)		Іссзи	$\begin{array}{l} CKE = V_{IH}, Any \text{ bank active, } tck \\ = 15 \text{ ns, NOP command only,} \\ Input signals (except to CMD) \\ are changed one time during \\ 30 ns \\ 0 V \leq V_{IN} \leq V_{IL} \\ max \\ V_{IH} \\ min \leq V_{IN} \leq V_{CC} \end{array}$	_	40	mA
		Іссзия	$\begin{array}{l} CKE=V_{IH}, \ Any \ bank \ active \\ CLK=V_{IH} \ or \ V_{IL} \\ Input \ signals \ are \ stable \\ 0 \ V \leq V_{IN} \leq V_{IL} \ max \\ V_{IH} \ min \leq V_{IN} \leq V_{CC} \end{array}$		35	mA
	MB81F121642-75		tcκ = min Burst Length = 4		185	mA
Burst mode Current (Average Power	MB81F121642 -102/-102L/-10/-10L	Icc4	Output pin open All-banks active	_	155	
Supply Current)	Reference Value @66MHz(CL=2)		Gapless data 0 V $\leq$ VIN $\leq$ VIL max VIH min $\leq$ VIN $\leq$ Vcc		110	
	MB81F121642-75				250	
Refresh Current #1	MB81F121642 -102/-102L		Auto-refresh; tck = min		240	
(Average Power Supply Current)	MB81F121642 -10/-10L	ICC5	$t_{RC} = min$ $0 V \le V_{IN} \le V_{IL} max$ $V_{IH} min \le V_{IN} \le V_{CC}$	_	210	– mA
	Reference Value <sup>*4</sup> @66MHz(CL=2)				160	
	MB81F121642 -75/-102/-10		Self-refresh;		1	mA
Refresh Current #2 (Average Power Supply Current)	MB81F121642 -102L/-10L	Icc6	tck = min CKE $\leq 0.2 V$ 0 V $\leq V_{IN} \leq V_{IL}$ max	—	0.8	
	Reference Value *4 @66MHz(CL=2)		$V_{\text{IH}} \min \leq V_{\text{IN}} \leq V_{\text{CC}}$		1	

Notes: \*1. All voltage are referenced to Vss.

\*2.DC characteristics are measured after following the POWER-UP INITIALIZATION procedure.

\*3.lcc depends on the output termination or load conditions, clock cycle rate, signal clocking rate.

The specified values are obtained with the output open and no termination register.

\*4.This value is for reference only.

### ■ AC CHARACTERISTICS

### (At recommended operating conditions unless otherwise noted.) Note \*1, \*2, and \*3

Parameter Notes		Symbol	MB81F121642 -75 Symbol		-102/	121642 -102L -10L	Referen @66MH	Unit		
			Min.	Max.	Min.	Max.	Min.	Max.		
Clock Period	CL = 2	tск2	10		10		15		ns	
	CL = 3	<b>t</b> скз	7.5		10		10		ns	
Clock High Time *5		tсн	2.5	_	3	_	3	_	ns	
Clock Low Time *5		tc∟	2.5	_	3	_	3	_	ns	
Input Setup Time *5		tsı	1.5	_	2	_	2	_	ns	
Input Hold Time *5		t⊦ı	0.8	_	1	_	1	_	ns	
Access Time	CL = 2	t <sub>AC2</sub>		6		6		8	ns	
from Clock *5,*6,*7 (tcκ = min)	CL = 3	tасз	_	5.4		6		6	ns	
Output in Low-Z *5		t∟z	0	_	0	_	0		ns	
	CL = 2	tHZ2	3	6	0	6	0	8	ns	
Output in High-Z *5,*8	CL = 3	tнzз	2.7	5.4	3	6	- 3	6	ns	
Output Hold Time *5,*8	CL = 2		3		3		2		ns	
Output Hold Time *5,*8	CL = 3	tон	2.7		3	_	3		ns	
Time between Auto-Refrest command interval	า 4	<b>t</b> REFI	_	15.6	_	15.6	_	15.6	μs	
Time between Refresh		<b>t</b> REF	_	64	_	64	_	64	ms	
Transition Time		t⊤	0.5	10	0.5	10	0.5	10	ns	
CKE Setup Time for Power Down *5 Exit Time		tскsр	1.5	_	2	_	2	_	ns	

#### BASE VALUES FOR CLOCK COUNT/LATENCY

Parameter	Notes	Symbol	MB81F121642 -75			MB81F121642 -102/-102L		MB81F121642 -10/-10L		Reference Value @66MHz (CL=2)		Unit
			Min.		Max.	Min.	Max.	Min.	Max.	Min.	Max.	
			CL=3	CL=2	max.	win.	WIdX.	wiin.	Wax.	IVIII.	Wax.	
RAS Cycle Time	*9	t <sub>RC</sub>	67.5	70	_	70		80		80	—	ns
RAS Precharge T	īme	<b>t</b> RP	22.5	20	_	20		30	—	30	_	ns
RAS Active Time		tras	45	50	110K	50	110K	50	110K	50	110K	ns
RAS to CAS Dela	ay Time	<b>t</b> RCD	22.5	20	_	20	_	30	_	30	—	ns
Write Recovery T	ïme	twr	7.5	10	_	10	_	10		10	_	ns
RAS to RAS Bank Delay Time	<pre>c Active</pre>	<b>t</b> rrd	15	20	_	20	_	20	_	20	_	ns
Data-in to Precha Lead Time	arge	<b>t</b> dpl	15	10	_	10	_	10	_	10	_	ns
Data-in to Active/Refresh	CL=2	tdal2	_	1 сус + t <sub>RP</sub>	_	1 сус + t <sub>RP</sub>	_	1 сус + t <sub>RP</sub>	_	1 сус + t <sub>RP</sub>	_	ns
Command Period	CL=3	tdal3	2 cyc + t <sub>RP</sub>		_	2 cyc + t <sub>RP</sub>	_	2 cyc + t <sub>RP</sub>	_	2 сус + t <sub>RP</sub>	_	ns
Mode Resister Se Time	et Cycle	trsc	15	20		20		20		20		ns

#### CLOCK COUNT FORMULA Note \*10

 $Clock \ge \frac{Base Value}{Clock Period}$  (Round off a whole number)

### LATENCY - FIXED VALUES


(The latency values on these parameters are fixed regardless of clock period.)


Parameter	Notes	Symbol	MB81F121642 -75	MB81F121642 -102/-102L -10/-10L	Reference Value @66MHz(CL=2)	Unit
CKE to Clock Disable		Іске	1	1	1	cycle
DQM to Output in High-Z		ldqz	2	2	2	cycle
DQM to Input Data Delay		DQD	0	0	0	cycle
Last Output to Write Command Delay		Iowd	2	2	2	cycle
Write Command to Input Data Delay		lowd	0	0	0	cycle
Precharge to Output in High-Z Delay	CL = 2	IROH2	2	2	2	cycle
	CL = 3	Ігонз	3	3	3	cycle
Burst Stop Command to Output in High-Z Delay	CL = 2	BSH2	2	2	2	cycle
	CL = 3	Івѕнз	3	3	3	cycle
CAS to CAS Delay (min)		Ісср	1	1	1	cycle
CAS Bank Delay (min)		Свр	1	1	1	cycle


Notes: \*1. AC characteristics are measured after following the POWER-UP INITIALIZATION procedure.


\*2. AC characteristics assume  $t_T = 1$  ns and 50 pF of capacitive load.


- \*3. 1.4 V is the reference level for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max). (See Fig. 5)
- \*4. This value is for reference only.
- \*5. If input signal transition time (t<sub>T</sub>) is longer than 1 ns; [(t<sub>T</sub>/2) –0.5] ns should be added to t<sub>AC</sub> (max), t<sub>HZ</sub> (max), and t<sub>CKSP</sub> (min) spec values, [(t<sub>T</sub>/2) –0.5] ns should be subtracted from t<sub>LZ</sub> (min), t<sub>HZ</sub> (min), and t<sub>OH</sub> (min) spec values, and (t<sub>T</sub> –1.0) ns should be added to t<sub>CH</sub> (min), t<sub>CL</sub> (min), t<sub>SI</sub> (min), and t<sub>HI</sub> (min) spec values.
- \*6.  $t_{AC}$  also specifies the access time at burst mode .
- \*7. tac and ton are the specs value under AC test load circuit shown in Fig. 4.
- \*8. Specified where output buffer is no longer driven.
- \*9. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- \*10. All base values are measured from the clock edge at the command input to the clock edge for the next command input. All clock counts are calculated by a simple formula: clock count equals base value divided by clock period (round off to a whole number).
















#### TIMING DIAGRAMS

































second clock of burst write, this third DQM is required to avoid internal bus contention.









\*5. Next command should be issued after BL+ trep (min) at CL = 2, BL+1+trep (min) at CL = 3 from WRITA command.






- conjunction with CKE.
- \*3. Either NOP or DESL command can be used during  $t_{\mbox{\scriptsize RC}}$  period.
- \*4. CKE should be held high within one  $t_{\text{RC}}$  period after  $t_{\text{CKSP.}}$



### ■ PACKAGE DIMENSION



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9911 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

#### CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.