#### **Features**

- · Fast Read Access Time 120 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 64 Words Internal Control Timer

Fast Write Cycle Times

Page Write Cycle Time: 10 ms maximum 1 to 64 Word Page Write Operation

Low Power Dissipation

100 mA Active Current

400 uA CMOS Standby Current

- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology Endurance: 10<sup>4</sup> or 10<sup>5</sup> Cycles
- Data Retention: 10 years
  Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Word-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

## Description

The AT28C1024 is a high performance Electrically Erasable and Programmable Read Only Memory. Its 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times down to 120 ns with power dissipation of just 550 mW. When the device is deselected, the CMOS standby current is less than  $400 \, \mu A$ .


The AT28C1024 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-word page register to allow writing of up to 64 words simultaneously. During a write cycle, the addresses and 1 to 64 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA polling of I/O7 or I/O15. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28C1024 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 words of  $\rm E^2PROM$  for device identification or tracking.

## **Pin Configurations**

Pin Name	Function
A0 - A15	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

	Top Vie	ew
NC d	1	40 2 VCC
CĒ d	2	39 D WE
I/O15 c	3	38 ⊵ NC
I/O14 c	4	37 A A15
I/O13 d	5	36 A14
I/O12 d	6	35 A13
1/011	7	34 h A12
I/O10 d	8	33 b A11
1/09	9	32 A10
I/OB c	10	31 A9
GND C	11	30 L GND
I/O7 p	12	29 A8
1/O6 c	13	28 A7
I/O5 c	14	27 b A6
1/04	15	26 b A5
1/03 [	16	25 A4
1/02	17	24 D A3
I/O1 c	18	23 b A2




1 Megabit (64K x 16) Paged CMOS E<sup>2</sup>PROM





#### **Block Diagram**



#### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V	
All Output Voltages with Respect to Ground0.6 V to V <sub>CC</sub> +0.6 V	
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6 V to 13.5 V	,

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Device Operation**

READ: The AT28C1024 is accessed like a Static RAM. When  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are low and  $\overline{\text{WE}}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

WRITE: A low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . Once a write has been started it will automatically time itself to completion.

PAGE WRITE: The page write operation of the AT28C1024 allows one to one hundred sixty-four wordss of data to be written into the device during a single internal programming period.

A page write operation is initiated in the same manner as a single word write; the first cord written can then be followed by one to one sixty-three additional words. Each successive word must be written within 150  $\mu$ s (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28C1024 will cease accepting data and commence the internal programming operation. All data during a page write operation must reside on the same page as defined by the state of the A6-A15 inputs. For each  $\overline{WE}$  high to low transition during the page write operation, A6-A15 must be the same.

The A0 to A5 inputs are used to specify which words within the page are to be written. The words may be loaded in any order and may be altered within the same load period. Only words which are specified for writing will be written; unnecessary cycling of other words within the page does not occur.

(continued on next page)

#### **Device Operation (Continued)**

DATA POLLING: The AT28C1024 features DATA Polling to indicate the end of a write cycle. During a single word or page write cycle an attempted read of the last data written will result in the complement of the written data to be presented on I/O7 and I/O15. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28C1024 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O14 toggling between one and zero. Once the write has completed, I/O14 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28C1024 in the following ways: (a)  $V_{CC}$  sense - if  $V_{CC}$  is below 3.8 V (typical) the write function is inhibited; (b)  $V_{CC}$  power-on delay - once  $V_{CC}$  has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C1024. When enabled, the software data protection

(SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C1024 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific data words are written to three specific addresses (refer to Software Data Protection Algorithm). After writing the three word command sequence and after two the entire AT28C1024 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a single word or page write to the AT28C1024. This is done by preceding the data to be written by the same three word command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28C1024 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a single word or page write operation.

After setting SDP, any attempt to write to the device without the three word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, read operations will effectively be polling operations.

DEVICE IDENTIFICATION: An extra 64 words of  $E^2$ PROM memory are available to the user for device identification. By raising A9 to 12 V  $\pm$  0.5 V and using address locations FFC0H to FFFFH the additional words may be written to or read from in the same manner as the regular memory array.

## **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	10	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.



# D.C. and A.C. Operating Range

_		AT28C1024-12	AT28C1024-15	AT28C1024-20	AT28C0124-25
0	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Operating Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
. ,	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

## **Operating Modes**

Mode	CE	<u>OE</u>	WE	I/O
Read	VIL	ViL	ViH	Dout
Write <sup>(2)</sup>	VIL	ViH	VIL	Din
Standby/Write Inhibit	ViH	X <sup>(1)</sup>	Х	High Z
Write Inhibit	Х	Х	VIH	
Write Inhibit	Х	V <sub>IL</sub>	Х	
Output Disable	Х	ViH	Х	High Z

Notes: 1. X can be V<sub>II.</sub> or V<sub>IH</sub>.

## **D.C. Characteristics**


Symbol	Parameter	Condition	Min	Max	Units
lu	Input Load Current	$V_{IN} = 0 V \text{ to } V_{CC} + 1 V$		10	μА
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>CC</sub>		10	μA
Is <sub>B1</sub>	Vcc Standby Current CMOS	CE = Vcc-0.3 V to Vcc + 1 V		400	μА
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc + 1 V		5	mA
lcc	Vcc Active Current	f = 5 MHz; lout = 0 mA	•	100	mA
VIL	Input Low Voltage			0.8	٧
VIH	Input High Voltage		2.0		٧
Vol	Output Low Voltage	lo <sub>L</sub> = 2.1 mA		.45	٧
Vон	Output High Voltage	IOH = -400 μA	2.4		٧

<sup>2.</sup> Refer to A.C. Programming Waveforms.

## A.C. Read Characteristics

		AT28C1024-12		AT28C1024-15		AT28C1024-20		AT28C1024-25		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		120		150		200		250	ns
tce (1)	CE to Output Delay		120		150		200		250	ns
toE (2)	OE to Output Delay	0	60	0	70	0	80	0	100	ns
tof (3,4)	CE or OE to Output Float	0	55	0	55	0	60	0	70	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0	-	0		0		0		ns


#### A.C. Read Waveforms



#### Notes:

- CE may be delayed up to tACC tCE after the address transition without impact on tACC.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

## Input Test Waveforms and Measurement Level



## **Output Test Load**









#### A.C. Write Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	100		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
two	Write Cycle Time		10	ms

## A.C. Write Waveforms- WE Controlled




# A.C. Write Waveforms- **CE** Controlled



# **Page Mode Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
<b>t</b> ah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
t <sub>DH</sub>	Data Hold Time	0		ns
twp	Write Pulse Width	100		ns
tBLC	Byte Load Cycle Time		150	μs
twpH	Write Pulse Width High	50		ns


# **Page Mode Write Waveforms**








#### Software Data Protection Enable Algorithm (1)




#### Notes:

- 1. Data Format: I/O15 I/O0 (Hex); Address Format: A15 - A0 (Hex).
- Write Protect state will be activated at end of write even if no other data is loaded.
- Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64 words of data are loaded.

#### Software Data Protection Disable Algorithm (1)



## **Software Protected Program Cycle Waveform**



Notes:


A6 through A15 must specify the same page address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

# **Data Polling Characteristics**(1)

Symbol	Parameter	Min	Тур	Max	Units
ton	Data Hold Time	0			ns
toeh	OE Hoid Time	0			ns
toe	OE to Output Delay	-		100	ns
twr	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

# **Data Polling Waveforms**




## Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay			100	ns
<b>t</b> OEHP	OE High Pulse	150			ns
twa	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

# **Toggle Bit Waveforms**



#### Notes

- 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
- 2. Beginning and ending state of I/O14 will vary.
- 3. Any address location may be used but the address should not vary.





# **Ordering Information**

tacc (ns)	Icc (mA)		Ondering On the		
	Active	Standby	Ordering Code	Package	Operation Range
120	100	0.4	AT28C1024-12BC AT28C1024-12LC	40B 44L	Commercial (0° to 70°C)
			AT28C1024-12BI AT28C1024-12LI	40B 44L	Industrial (-40° to 85°C)
150	100	0.4	AT28C1024-15BC AT28C1024-15LC	40B 44L	Commercial (0° to 70°C)
			AT28C1024-15BI AT28C1024-15LI	40B 44L	Industrial (-40° to 85°C)
			AT28C1024-15BM AT28C1024-15LM	40B 44L	Military (-55°C to 125°C)
			AT28C1024-15BM/883 AT28C1024-15LM/883	40B 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	100	0.4	AT28C1024-20BC AT28C1024-20LC	40B 44L	Commercial (0° to 70°C)
			AT28C1024-20BI AT28C1024-20LI	40B 44L	Industrial (-40° to 85°C)
<u> </u> 			AT28C1024-20BM AT28C1024-20LM	40B 44L	Military (-55°C to 125°C)
			AT28C1024-20BM/883 AT28C1024-20LM/883	40B 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	100	0.4	AT28C1024-25BC AT28C1024-25LC AT28C1024-W	40B 44L DIE	Commercial (0° to 70°C)
			AT28C1024-25BI AT28C1024-25LI	40B 44L	Industrial (-40° to 85°C)
			AT28C1024-25BM AT28C1024-25LM	40B 44L	Military (-55°C to 125°C)
			AT28C1024-25BM/883 AT28C1024-25LM/883	40B 44L	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type				
40B	40 Lead, 0.600" Wide, Ceramic Side Braze Dual Inline (Side Braze)			
44L	44 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)			
W	Die			