PCMCIA Flash Memory Card 2 MEGABYTE through 40 MEGEBYTE (Intel/Sharp based)

FEATURES

- Low cost High Density Linear Flash Card
- Supports 3V or 5V only systems
- x8/x16 Data Interface
- Based on Intel/Sharp FlashFile Components
- Fast Read Performance
 - 150ns @ 5V
 - 200ns @ 3.3V
- High Performance Random Writes
 - 8µs Typical Word Write Time @ 5V
 - 17µs Typical Word Write Time @ 3.3V
- Automated Write and Erase Algorithms
 - Command User Interface
- 100,000 Erase Cycles per Block
- 64K word symmetrical Block Architecture
- PC Card Standard Type I Form Factor

GENERAL DESCRIPTION

WEDC's FLV Series Flash memory cards offer high density linear Flash solid state storage solutions for code and data storage, high performance disk emulation and execute in place (XIP) applications in mobile PC and dedicated (embedded) equipment.

FLV series cards conform to the PCMCIA international standard

The card's control logic provides the system interface and controls the internal Flash memories. The card can be read/written in byte-wide or word-wide mode which allows for flexible integration into various systems. Combined with file management software, such as Flash Translation Layer (FTL), FLV Flash cards provide removable high-performance disk emulation.

The FLV series offers low power modes controlled by registers. Cards contain separate 2kB EEPROM memory for Card Information Structure (CIS) which can be used for easy identification of card characteristics.

The WEDC FLV series is based on Intel/Sharp Flash memories.

Note: Standard options include attribute memory. Cards without attribute memory are available. Cards are also available with or without a hardware write protect switch.

ARCHITECTURE OVERVIEW


WEDC's FLV series is designed to support from 2 to 20 of 8Mb or 16MB components, providing a wide range of density options. Cards are based on the 28F008SC (8Mb) and 28F016SC (16Mb) devices for 3.3V or 5V only applications. Devices codes for the 28F008SC and the 28F016SC are: A6H and AAH respectively. Systems should be able to recognize all the codes. Cards utilizing the 8Mb components provide densities ranging from 2MB to 20MB in 2MB increments, cards utilizing 16Mb components provide densities ranging from 4MB to 40MB in 4MB increments.

In support of the PC Card 95 standard for word wide access, devices are paired. Therefore, the Flash array is structured in 64K word (128kBytes) blocks. Write, read and block erase operations can be performed as either a word or byte wide operation . By multiplexing A₀, CE₁ and CE2, 8-bit hosts can access all data on data lines DQ0 - DQ7.

The FLA21-FLA28 series also supports the following PCMCIA compatible register functions: Soft Reset via the Configuration Option Register, Power Down (sleep mode) via the Configuration and Status Register and monitoring of Ready/Busy, Soft Reset and Power Down via the Card Status Register (cards without attribute memory and versions FLV51-FLV58 do not have registers). FLV51-FLV58 do not support Ready/Busy and Reset signals.

The FLV series cards conform to the PC Card (PCMCIA) and JEIDA standards, providing electrical and physical compatibility. The PC Card form factor offers an industry standard pinout and mechanical outline, allowing density upgrades without system design changes.

WEDC's standard cards are shipped with WEDC's Logo. Cards are also available with blank housings (no Logo). The blank housings are available in both a recessed (for label) and flat housing. Please contact your WEDC sales representative for further information on Custom artwork.



REGISTERS IN ATTRIBUTE MEMORY SPACE*

ADDRESS	REGISTER NAME
4100h	Status Register
4002h	Config. and Status Register
4000h	Configuration Option Register

^{*} FLV51- FLV58 and cards without Attribute Memory do not have registers.

COR

CONFIGURATION OPTION REGISTER: ADRS = 4000h WRITE ONLY

SRES	LREQ	Configuration Index							
D7	D6	D5	D4	D3	D2	D1	D0		

D7 Soft Reset, active High

1 = Reset State

0 = End Reset State

D6 Level Req (not supported)

D5-D0 Configuration index (not supported)

CSR

CONFIGURATION STATUS REGISTER: ADRS = 4002h WRITE ONLY

	No	t Suppor	ted		PDwn	Not Su	pported
D7	D6	D5	D4	D3	D2	D1	D0

D2 Power Down, active High

1 = Place all memory devices in power down mode

0 = Normal Operation Power On default = 0

SR

STATUS REGISTER: ADRS = 4100h READ ONLY

Not Sup	ported	ported SReset PDwn		PDwn	Not Su	pported	R/BSY	l
D7	D6	D5	D4	D3	D2	D1	D0	l

D5 Represents the state of SRESET bit in COR (4000h)

1 = Reset

0 = Normal Operation

Power On default D5 = 0

D3 Represents the state of Power Down bit (D2) in CSR (4002h)

1 = Power Down

D0 Reflects the card's Ready/Busy signal (pin 16) driven by memory components Ready/Busy outputs. This bit allows software polling of the card's Ready/Busy status.


1 = Ready

PINOUT

Pin	Signal name	I/O	Function	Active
1	GND		Ground	
2	DQз	I/O	Data bit 3	
3	DQ4	I/O	Data bit 4	
4	DQ5	I/O	Data bit 5	
5	DQ6	I/O	Data bit 6	
6	DQ7	I/O	Data bit 7	
7	CE ₁	I	Card enable 1	LOW
8	A10	I	Address bit 10	
9	ŌĒ	I	Output enable	LOW
10	A11	I	Address bit 11	
11	A 9	I	Address bit 9	
12	A8	I	Address bit 8	
13	A13	I	Address bit 13	
14	A14	I	Address bit 14	
15	WE	I	Write Enable	LOW
16	RDY/BSY	0	Ready/Busy	LOW (4)
17	Vcc		Supply Voltage	
18	V _{PP1}		Prog. Voltage	NC
19	A16	I	Address bit 16	
20	A15	I	Address bit 15	
21	A12	I	Address bit 12	
22	A 7	I	Address bit 7	
23	A ₆	I	Address bit 6	
24	A 5	I	Address bit 5	
25	A4	I	Address bit 4	
26	Аз	I	Address bit 3	
27	A2	ı	Address bit 2	
28	A 1	ı	Address bit 1	
29	Ao	1	Address bit 0	
30	DQo	I/O	Data bit 0	
31	DQ1	I/O	Data bit 1	
32	DQ2	I/O	Data bit 2	
33	WP	0	Write Potect	HIGH
34	GND		Ground	

Pin	Signal name	I/O	Function	Active
35	GND		Ground	
36	CD ₁	0	Card Detect 1	LOW
37	DQ11	I/O	Data bit 11	
38	DQ12	I/O	Data bit 12	
39	DQ13	I/O	Data bit 13	
40	DQ14	I/O	Data bit 14	
41	DQ15	ı	Data bit 15	
42	CE ₂	ı	Card Enable 2	LOW
43	VS ₁	0	Voltage Sense 1	NC (2)
44	RFU		Reserved	
45	RFU		Reserved	
46	A 17	ı	Address bit 17	
47	A18	I	Address bit 18	
48	A 19	I	Address bit 19	
49	A20	ı	Address bit 20	
50	A 21	ı	Address bit 21	
51	Vcc		Supply Voltage	
52	VPP2		Prog. Voltage	NC
53	A22	ı	Address bit 22	
54	A23	I	Address bit 23	
55	A24	ı	Address bit 24	
56	A25	I	Address bit 25	
57	VS ₂	0	Voltage Sense 2	NC
58	RST	I	Card Reset	HIGH
59	Wait	0	Extended Bus cycle	Low (3)
60	RFU		Reserved	
61	REG	I	Attrib Mem Select	
62	BVD ₂	0	Bat. Volt. Detect 2	(3)
63	BVD1	0	Bat. Volt. Detect 1	(3)
64	DQ8	I/O	Data bit 8	
65	DQ9	I/O	Data bit 9	
66	DQ10	0	Data bit 10	
67	CD ₂	0	Card Detect 2	LOW
68	GND		Ground	

- 1. RDY/BSY signal is an "Open drain" type output, pull-up resistor on host side is required.
- 2. Wait, BVD1 and BVD2 are driven high for compatibility.
- 3. Shows density for which specified address bit is MSB. Higher order address bits are no connects (ie: 4MB A21 is MSB A22-A25 are NC).
- 4. NC No Connection for FLV51-FLV58



CARD SIGNAL DESCRIPTION

Symbol	Туре	Name and Function
A0 - A25	INPUT	ADDRESS INPUTS: Ao through A25 enable direct addressing of up to 64MB of memory on the card. Signal Ao is not used in word access mode. A25 is the most significant bit
DQ0 - DQ15	INPUT/OUTPUT	DATA INPUT/OUTPUT: DQ0 THROUGH DQ15 constitute the bi-directional databus. DQ15 is the MSB.
CE1, CE2	INPUT	CARD ENABLE 1 AND 2: \overline{CE}_1 enables even byte accesses, \overline{CE}_2 enables odd byte accesses. Multiplexing A ₀ , \overline{CE}_1 and \overline{CE}_2 allows 8-bit hosts to access all data on DQ ₀ - DQ ₇ .
ŌĒ	INPUT	OUTPUT ENABLE: Active low signal gating read data from the memory card.
WE	INPUT	WRITE ENABLE: Active low signal gating write data to the memory card.
RDY/BSY(*)	OUTPUT	READY/BUSY OUTPUT: Indicates status of internally timed erase or program algorithms. A high output indicates that the card is ready to accept accesses. A low output indicates that one or more devices in the memory card are busy with internally timed erase or write activities.
CD₁, CD₂	ОИТРИТ	CARD DETECT 1 and 2: Provide card insertion detection. These signals are internally connected to ground on the card. The host shall monitor these signals to detect card insertion (pulled-up on host side).
WP	OUTPUT	WRITE PROTECT: Write protect reflects the status of the Write Protect switch on the memory card. WP set to high = write protected, providing internal hardware write lockout to the Flash array. If card does not include optional write protect switch, this signal will be pulled low internally indicating write protect = "off".
VPP1, VPP2	N.C.	PROGRAM/ERASE POWER SUPPLY: Provides programming voltages for card. Not connected for 3.3V/5V only card.
Vcc		CARD POWER SUPPLY: 5.0V for all internal circuitry
GND		CARD GROUND
REG	INPUT	ATTRIBUTE MEMORY SELECT: Active low signal, enables access to attribute memory space, occupied by the Card Information Structure (CIS) and Card Registers.
RST	INPUT	RESET: Active high signal for placing card in Power-on default state. Reset can be used as a Power-Down control for the memory array.
WAIT	OUTPUT	WAIT: This signal is pulled high internally for compatibility. No wait states are generated.
BVD1, BVD2	OUTPUT	BATTERY VOLTAGE DETECT: These signals are pulled high to maintain SRAM card compatibility.
VS1, VS2	OUTPUT	VOLTAGE SENSE: Notifies the host socket of the card's Vcc requirements. VS ₁ and VS ₂ are open to indicate a 5V card .
RFU		RESERVED FOR FUTURE USE
NC		NO INTERNAL CONNECTION TO CARD: pin may be driven or left floating

^(*) Signals not supported by FLV51-FLV58 (NC)

FUNCTIONAL TRUTH TABLE

READ function						Common Memory			Attribute Memory		
Function Mode	CE ₂	CE ₁	A ₀	OE	WE	REG	D15-D8	D7-D0	REG	D15-D8	D7-D0
Standby Mode	Н	Н	Х	Х	Х	Х	High-Z	High-Z	Х	High-Z	High-Z
Byte Access (8 bits)	Н	L	L	L	Н	Н	High-Z	Even-Byte	L	High-Z	Even-Byte
	Н	L	Н	L	Н	Н	High-Z	Odd-Byte	L	High-Z	Not Valid
Word Access (16 bits)	L	L	Х	L	Н	Н	Odd-Byte	Even-Byte	L	Not Valid	Even-Byte
Odd-Byte Only Access	L	Н	Х	L	Н	Н	Odd-Byte	High-Z	L	Not Valid	High-Z
WRITE function							•				•
Standby Mode	Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х
Byte Access (8 bits)	Н	L	L	Н	L	Н	Х	Even-Byte	L	Х	Even-Byte
	Н	L	Н	Н	L	Н	Х	Odd-Byte	L	Х	Х
Word Access (16 bits)	L	L	Х	Н	L	Н	Odd-Byte	Even-Byte	L	Х	Even-Byte
Odd-Byte Only Access	L	Н	Х	Н	L	Н	Odd-Byte	Х	L	Х	Х

ABSOLUTE MAXIMUM RATINGS (1)

Operating Temperature TA (ambient)						
Commercial	0°C to +60 °C					
Industrial	-40°C to +85°C					
Storage Temperature						
Commercial	-30°C to +80 °C					
Industrial	-40°C to +85°C					
Voltage on any pin relative to Vss	-0.5V to Vcc+0.5V					
Vcc supply Voltage relative to Vss	-0.5V to +7.0V					

Note:

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS (1) Vcc = 3.3V/5V

	(Mbytes)			Vcc	5V Vcc		5V Vcc		Units	Test Conditions
	(INDytes)		Typ ⁽³⁾	Max	Typ ⁽³⁾	Max				
Vcc Read Current	All		10	12	20	35	mA	Vcc = Vcc max tcycle = 150ns, CMOS levels		
Vcc Program Current	All	28F008SC 28F016SC		60		75	mA			
Vcc Erase Current	All			40		50	mA			
Vcc Standby Current	2MB 20MB 4MB	2 28F008SC 2 28F016SC	50 400 50	200	60 420 60	230	μΑ	Vcc = Vcc max Control Signals = Vcc Reset = Vss, CMOS levels		
\	/cc Program Current	/cc Program Current All /cc Erase Current All /cc Standby Current 2MB 20MB	/cc Program Current All 28F008SC 28F016SC /cc Erase Current All /cc Standby Current 2MB 2 28F008SC 4MB 2	/cc Program Current All 28F008SC 28F016SC /cc Erase Current All /cc Standby Current 2MB 2 50 20MB 28F008SC 400 4MB 2 50	/cc Program Current All 28F008SC 28F016SC 60 /cc Erase Current All 40 /cc Standby Current 2MB 2 50 200 20MB 28F008SC 400 4MB 2 50 200	/cc Program Current All 28F008SC 60 /cc Erase Current All 40 /cc Standby Current 2MB 2 50 200 60 20MB 28F008SC 400 420 4MB 2 50 200 60	/cc Program Current All 28F008SC 28F016SC 60 75 /cc Erase Current All 40 50 /cc Standby Current 2MB 28F008SC 400 420 4MB 2 50 200 60 230	/cc Program Current All 28F008SC 28F016SC 60 75 mA /cc Erase Current All 40 50 mA /cc Standby Current 2MB 2 50 200 60 230 μA 20MB 28F008SC 400 420 420 4MB 2 50 200 60 230		

CMOS Test Conditions: $Vcc = 5V \pm 5\%$, $Vll = Vss \pm 0.2V$, $VlH = Vcc \pm 0.2V$

- 1. All currents are RMS values unless otherwise specified. IccR, IccW and IccE are based on Byte wide operations. For 16 bit operation values are double
- 2. Control Signals: CE1, CE2, OE, WE, REG.
- 3. Typical: Vcc = 5V, T = +25°C.


Symbol	Parameter	Notes	Min	Max	Units	Test Conditions
ILI	Input Leakage Current	1		±20	μA	Vcc = VccMAX Vin = Vcc or Vss
ILO	Output Leakage Current	1		±20	μА	Vcc = VccMAX Vout = Vcc or Vss
VIL	Input Low Voltage	1	0	0.8	V	
ViH	Input High Voltage	1	0.7xVcc	Vcc+0.5	V	
Vol	Output Low Voltage	1		0.4	V	IoL = 3.2mA
Vон	Output High Voltage	1	Vcc-0.4	Vcc	V	Iон = -2.0mA
VLKO	Vcc Erase/Program Lock Voltage	1	2.0		V	

- 1. Values are the same for byte and word wide modes for all card densities.
- 2. Exceptions: Leakage currents on CE₁, CE₂, OE, REG and WE will be < 500 μA when V_{IN} = GND due to internal pull-up resistors. Leakage currents on RST will be <150µA when VIN=Vcc due to internal pull-down resistor.

AC CHARACTERISTICS - READ TIMING PARAMETERS

		15	i0ns	25	0ns	
SYMBOL (PCMCIA)	Parameter	Min	Max	Min	Max	Unit
tc(R)	Read Cycle Time	150		250		ns
ta(A)	Address Access Time		150		250	ns
ta(CE)	Card Enable Access Time		150		250	ns
tA(OE)	Output Enable Access Time		75		125	ns
tsu(A)	Address Setup Time		20		30	ns
tsu(CE)	Card Enable Setup Time		0		0	ns
th(A)	Address Hold Time		20		30	ns
th(CE)	Card Enable Hold Time		20		30	ns
t∨(A)	Output Hold from Address Change		0		0	ns
tois(CE)	Output Disable Time from CE		75		100	ns
tois(OE)	Output Disable Time from OE		75		100	ns
ten(CE)	Output Enable Time from CE	5		5		ns
ten(OE)	Output Enable Time from OE	5		5		ns
trec(RSR)	Power Down recovery to Output Delay. Vcc = 5V		500		600	ns


Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.



AC CHARACTERISTICS - WRITE TIMING PARAMETERS

		20	200ns		250ns	
SYMBOL (PCMCIA) Parameter		Min	Max	Min	Max	Unit
tcW	Write Cycle Time	150		250		ns
tw(WE)	Write Pulse Width	80		150		ns
tsu(A)	Address Setup Time	20		30		ns
tsu(A-WEH)	Address Setup Time for WE	100		180		ns
tsu(CE-WEH)	Card Enable Setup Time for WE	100		180		ns
tsu(D-WEH)	Data Setup Time for WE	50		80		ns
tH(D)	Data Hold Time	20		30		ns
trec(WE)	Write Recover Time	20		30		ns
tois(WE)	Output Disable Time from WE		75		100	ns
tois(OE)	Output Disable Time from OE		75		100	ns
ten(WE)	Output Enable Time from WE	5		5		ns
ten(OE)	Output Enable Time from OE	5		5		ns
tsu(OE-WE)	Output Enable Setup from WE	10		10		ns
tн(OE-WE)	Output Enable Hold from WE	10		10		ns
tsu(CE)	Card Enable Setup Time from OE	0		0		ns
tн(CE)	Card Enable Hold Time	20		20		ns

Note: AC timing diagrams and characteristics are guaranteed to meet or exceed PCMCIA 2.1 specifications.



- 1. Signal may be high or low in this area.
- 2. When the data I/O pins are in the output state, no signals shall be applied to the data pins (D15 D0) by the host system.

PCMCIA Flash Memory Card FLV Series

DATA WRITE AND ERASE PERFORMANCE (1,3) $V_{CC} = 5V \pm 5\%$, $T_A = 0C^{\circ} \text{ to} + 70C^{\circ}$


Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units
twhqv1	Word/Byte Program time	4		8		μs
tehqv1						
twhqv2	Block Program Time	Device SC	0.4	0.5		sec
tehqv2						
	Block Erase Time	Device SC	0.9	1.1		sec

$Vcc = 3.3V \pm 0.3V$, $TA = 0C^{\circ} TO + 70C^{\circ}$

Symbol	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Units
twhqv1	Word/Byte Program time	4		17		μs
tEHQV1						
twhqv2	Block Program Time	Device SC	0.4	1.1		sec
tehqv2						
	Block Erase Time	Device SC	0.9	1.8		sec

- 1. Typical: Nominal voltages and $T_A = 25C$.
- 2. Excludes system overhead.
- 3. Valid for all speed options.
- 4. To maximize system performance RDY/BSY signal should be polled.

PRODUCT MARKING	
EDI	
WED 7P016FLV5600C15 C995 9915	
COMPANYNAME —	
PART NUMBER —	
LOT CODE/TRACE NUMBER	
DATE CODE -	
Note:	
Some products are currently marked with our pre-merger company name/acronym (EDI). During our transition period, some products will also be marked with our new company name/acronym (WED). Starting October 2000 all PCMCIA products will be marked only with the WED prefix.	



CARD FAMILY AND VERSION INFORMATION

<u>FLV21-FLV24</u> Based on **28F008SC** for 3.3V/5V application

FLV21 No Attribute Memory, no Write Protect switch
 FLV22 With Attribute Memory, no Write Protect switch
 FLV23 No Attribute Memory, with Write Protect switch
 FLV24 With Attribute Memory, with Write Protect switch
 Example P/N 7P XXX FLV 22 SS T ZZ

<u>FLV25-FLV28</u> Based on **28F016SC** for 3.3V/5V application

FLA25 No Attribute Memory, no Write Protect switch
FLA26 With Attribute Memory, no Write Protect switch
FLA27 No Attribute Memory, with Write Protect switch
FLA28 With Attribute Memory, with Write Protect switch
Example P/N 7P XXX FLV 26 SS T ZZ

<u>FLV51-FLV54</u> Based on **28F008SC** for 3.3V/5V application. The same as FLA21-FLA24 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected

FLA51 No Attribute Memory, no Write Protect switch

FLA52 With Attribute Memory, no Write Protect switch

FLA53 No Attribute Memory, with Write Protect switch

FLA54 With Attribute Memory, with Write Protect switch

Example P/N **7P XXX FLV 52 SS T ZZ**

FLV55-FLV58 Based on 28F016SC for 3.3V/5V application. The same as FLA25-FLA28 with exception:

- no registers
- signals RST, RDY/BSY, Wait are not connected


FLA55 No Attribute Memory, no Write Protect switch

FLA56 With Attribute Memory, no Write Protect switch

FLA57 No Attribute Memory, with Write Protect switch

FLA58 With Attribute Memory, with Write Protect switch

Example P/N 7P XXX FLV 56 SS T ZZ



ADDRESS	VALUE	DESCRIPTION	
00H	01H	CISTPL_DEVICE	
02H	03H	TPL_LINK	
04H	53H	FLASH = 150ns (device writable)	
06H	0EH	CARD SIZE: 4MB	
	1EH	8MB	
	2EH	12MB	
	3EH	16MB	
	4EH	20MB	
	5EH	24MB	
	6EH	28MB	
	7EH	32MB	
	8EH	36MB	
	9EH	40MB	
08H	FFH	END OF DEVICE	
0AH	1CH	CISTPL_DEVICE_OC	
0CH	04H	TPL_LINK	
0EH	02H	3 VOLT OPERATION	
10H	51H	FLASH = 250ns (device writable)	

ADDRESS	VALUE	DESCRIPTION
12H	0EH	CARD SIZE: 4MB
	1EH	4MB
	2EH	12MB
	3EH	16MB
	4EH	20MB
	5EH	24MB
	6EH	28MB
	7EH	32MB
	8EH	36MB
	9EH	40MB
14H	FFH	END OF DEVICE
16H	18H	CISTPL_JEDEC_C
18H	03H	TPL_LINK
1AH	89H	INTEL - ID
1CH	AAH	INTEL 28F016SC - ID(4-40MB)
1EH	FFH	END OF DEVICE
20H	17H	CISTPL_DEVICE_A
22H	03H	TPL_LINK

CIS INFORMATION FOR FLV SERIES CARDS

Example for FLV26 family, 4MB, built with 28F016SC

ADDRESS	VALUE	DESCRIPTION	
24H	42H	EEPROM - 200ns	
26H	01H	Device Size = 2KBytes	
28H	FFH	END OF TUPLE	
2AH	1DH	CISTPL_DEVICE_OA	
2CH	03H	TPL LINK	
2EH	02H	3 VOLT OPERATION	
30H	11H	ROM - 250ns	
32H	FFH	END OF DEVICE	
34H	1AH	CISTPL_CONF	
36H	06H	TPL LINK	
38H	01H	TPCC SZ	
3AH	00H	TPCC LAST	
3CH	00H	_	
3EH	40H	TPCC_RADR TPCC_RADR	
		TPCC_RADR TPCC RMSK	
40H	03H	_	
42H	FFH	CISTPL_END	
44H	1EH	CISTPL_DEVICEGEO	
46H	06H	TPL_LINK	
48H	02H	DGTPL_BUS	
4AH	11H	DGTPL_EBS	
4CH	01H	DGTPL_RBS	
4EH	01H	DGTPL_WBS	
50H	01H	DGTPL_PART	
52H	01H	FLASH DEVICE	
		NON-INTERLEAVED	
54H	20H	CISTPL_MANFID	
56H	04H	TPL_LINK(04H)	
58H	F6H	EDI TPLMID_MANF: LSB	
5AH	01H	EDI TPLMID_MANF: MSB	
5CH	00H	LSB: Number Not Assigned	
5EH	00H	MSB: Number Not Assigned	
60H	15H	CISTPL_VERS1	
62H	47H	TPL_LINK	
64H	05H	TPLLV1_MAJOR	
66H	00H	TPLLV1_MINOR	
68H	45H	E	
6AH	44H	D	
6CH	49H	1	
6EH	37H	7	
70H	50H	P	
72H	30H	0	
74H	34H	4	
76H	30H	0	
78H	46H	F	
7AH	4CH	L	
7CH	56H		
7EH	32H	2	
80H	36H	6	
82H	2DH	-	
84H	2DH	_	
86H	2DH 2DH	-	
88H	31H	1	
00П	эΙП	<u> </u>	

ADDRESS	VALUE	DESCRIPTION
8AH	35H	5
8CH	20H	SPACE
8EH	00H	END TEXT
90H	43H	С
92H	4FH	0
94H	50H	P
96H	59H	Y
98H	52H	R
9AH	49H	î
9CH	47H	G
9EH	48H	Н
A0H	54H	T
A2H	20H	SPACE
A4H	45H	E
A6H	4CH	L
A8H	45H	E
AAH ACH	43H 54H	C T
	52H	
AEH		R
B0H	4FH	0
B2H	4EH	N
B4H	49H	1
B6H	43H	С
B8H	20H	SPACE
BAH	44H	D
BCH	45H	E
BEH	53H	S
C0H	49H	ı
C2H	47H	G
C4H	4EH	N
C6H	53H	S
C8H	20H	SPACE
CAH	49H	1
ССН	4EH	N
CEH	43H	С
D0H	4FH	0
D2H	52H	R
D4H	50H	P
D6H	4FH	0
D8H	52H	R
DAH	41H	A
DCH	54H	T
DEH	45H	E
E0H	44H	D
E2H	20H	SPACE
E4H	00H	END TEXT
E6H	31H	1
E8H	39H	9
EAH	39H	9
ECH	37H	7
EEH	00H	
EEH F0H	00H FFH	END TEXT END OF LIST

Document Title

PCMCIA Flash Memory Card - FLV Series

Revision History

Rev level	<u>Description</u>	<u>Date</u>
Rev 0	Initial release	September, 1998
Rev 1	CIS, value in line 0CH	December 2, 1998
Rev 2	Logo change	June 7, 1999
Rev 3	Added page 9, revised page 10, changed page header	May 30, 2000
Rev 4	Final release	
Rev 5	FLV51-58 added, removed support for 4Mb components	March 17, 2003