

## 74F175 Quad D Flip-Flop

### General Description

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

### Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output
- Guaranteed 4000V minimum ESD protection



### Ordering Code:

Commercial	Military	Package Number	Package Description
74F175PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F175DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F175SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F175SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F175FM (Note 2)	W16A	16-Lead Cerpack
	54F175LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

**Note 1:** Devices also available in 13" reel. Use suffix = SCX and SJX


**Note 2:** Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB

### Logic Symbols




### Connection Diagrams

#### Pin Assignment for DIP, SOIC and Flatpak



#### Pin Assignment for LCC



## Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$D_0-D_3$	Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 $\mu$ A/-0.6 mA
$\overline{MR}$	Master Reset Input (Active LOW)	1.0/1.0	20 $\mu$ A/-0.6 mA
$Q_0-Q_3$	True Outputs	50/33.3	-1 mA/20 mA
$\overline{Q}_0-\overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA

## Functional Description


The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\overline{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and  $\overline{Q}$  outputs to follow. A LOW input on the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and  $\overline{Q}$  outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

## Truth Table

Inputs			Outputs	
$\overline{MR}$	CP	$D_n$	$Q_n$	$\overline{Q}_n$
L	X	X	L	H
H	$\nearrow$	H	H	L
H	$\searrow$	L	L	H

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Immaterial  
 $\nearrow$  = LOW-to-HIGH Clock Transition

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays

## Absolute Maximum Ratings (Note 3)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 4)	-0.5V to +7.0V
Input Current (Note 4)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	

in LOW State (Max)

twice the rated I<sub>OL</sub> (mA)


## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

**Note 3:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 4:** Either voltage limit or current limit is sufficient to protect inputs.

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub>	2.5		V	Min	I <sub>OH</sub> = -1 mA
		74F 10% V <sub>CC</sub>	2.5				I <sub>OH</sub> = -1 mA
		74F 5% V <sub>CC</sub>	2.7				I <sub>OH</sub> = -1 mA
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub>			V	Min	I <sub>OL</sub> = 20 mA
		74F 10% V <sub>CC</sub>	0.5				I <sub>OL</sub> = 20 mA
I <sub>IH</sub>	Input HIGH Current	54F	20.0		μA	Max	V <sub>IN</sub> = 2.7V
		74F	5.0				
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F	100		μA	Max	V <sub>IN</sub> = 7.0V
		74F	7.0				
I <sub>CEX</sub>	Output HIGH Leakage Current	54F	250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
		74F	50				
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F	3.75		μA	0.0	V <sub>ID</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current				mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	-60			mA	Max	V <sub>OUT</sub> = 0V
I <sub>CC</sub>	Power Supply Current	22.5 34.0			mA	Max	CP =  D <sub>n</sub> = $\overline{MR}$ = HIGH

## AC Electrical Characteristics

Symbol	Parameter	74F			54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Clock Frequency	100	140		80		100	MHz	

## AC Electrical Characteristics (Continued)


Symbol	Parameter	74F			54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	4.0	5.0	6.5	3.5	8.5	4.0	7.5	ns
t <sub>PHL</sub>	CP to Q <sub>n</sub> or $\overline{Q}_n$	4.0	6.5	8.5	4.0	10.5	4.0	9.5	
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	4.5	9.0	11.5	4.5	15.0	4.5	13.0	ns
t <sub>PLH</sub>	Propagation Delay MR to Q <sub>n</sub>	4.0	6.5	8.0	4.0	10.0	4.0	9.0	ns

## AC Operating Requirements

Symbol	Parameter	74F		54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H)	Setup Time, HIGH or LOW	3.0		3.0		3.0		ns
t <sub>s</sub> (L)	D <sub>n</sub> to CP	3.0		3.0		3.0		
t <sub>h</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		1.0		ns
t <sub>h</sub> (L)	D <sub>n</sub> to CP	1.0		2.0		1.0		
t <sub>w</sub> (H)	CP Pulse Width	4.0		4.0		4.0		ns
t <sub>w</sub> (L)	HIGH or LOW	5.0		5.0		5.0		
t <sub>w</sub> (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns
t <sub>rec</sub>	Recovery Time, MR to CP	5.0		5.0		5.0		ns


## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



DS009450-6


## Physical Dimensions inches (millimeters) unless otherwise noted




E2 00477 1

20-Terminal Ceramic Leadless Chip Carrier (L)  
Package Number E20A

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




**16-Lead Ceramic Dual-In-Line Package (D)  
 Package Number J16A**




**16-Lead (0.150" Wide) Molded Small Outline Package, JEDEC (S)  
 Package Number M16A**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)




**16-Lead (0.300" Wide) Molded Small Outline Package, EIAJ (SJ)  
Package Number M16D**



**16-Lead (0.300" Wide) Molded Dual-In-Line Package (P)  
Package Number N16E**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**16 Lead Ceramic Flatpak (F)  
Package Number W16A**

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation  
Americas  
Customer Response Center  
Tel 1-888-522-5372

Fairchild Semiconductor Europe  
Fax +49 (0) 1 80-530 85 86  
Email europe.support@nsc.com  
Deutsch Tel +49 (0) 8 141-35-0  
English Tel +44 (0) 1 793-85-66-56  
Italy Tel +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd  
Tsimshatsui, Kowloon  
Hong Kong  
Tel +852 2737-7200  
Fax +852 2314-0061

National Semiconductor Japan Ltd.  
Tel 81-3-5620-6175  
Fax 81-3-5620-6179

[www.fairchildsemi.com](http://www.fairchildsemi.com)