

SINGLE CHIP ASYNCHRONOUS FSK MODEM

- MONOLITHIC DEVICE INCLUDING BOTH TRANSMIT AND RECEIVE FILTER
- PROGRAMMABLE MODES :
 - 75 BDS TRANSMIT / 1200 BDS RECEIVE
 - 1200 BDS TRANSMIT / 75 BDS RECEIVE
 - 1200 BDS FULL DUPLEX ON 4 WIRE LINE
 - ANALOG LOOPBACK
- FIXED COMPROMISE LINE EQUALIZER
- RECEIVE AND TRANSMIT CLOCKS FOR
- STANDARD LOW COST CRYSTAL (3.579 MHz)
- ±5% POWER SUPPLIES (+5 V, -5 V)
- DTMF FILTER AND TAX REJECTION NOTCH-FILTER (kit with EFG7189 DTMF)
- 3.579 MHz CLOCK OUTPUT AVAILABLE



	PIN CONNECTIONS											
TEST	q٠	U	22	MC/BC								
RTS	□²		21	TxD								
GNDD	□3		20] CLK								
v ⁺	□⁴		19	RxCLK								
RFO	II 5		18] TxCLK								
OTA	□6		17	Xtal IN								
v ⁻	ď۲		16	Xtal OUT								
DTMF	□a		15	RDI								
RAI	Пa		14	<u> TÖÖ</u>								
GNDA	口10		13] RxD								
RSA	<u> </u>		12] VREF								
				M88TS7513-01								

DESCRIPTION

The TS7513 is a single chip asynchronous frequency shift keying voice-band modem. Operating at rates up to 75, 1200 bit per second, it is compatible with the applicable CCITT recommended standards for V.23 type modems. This device provides the essential CCITF V.24, V.25 and V.54 terminal control signals at TTL levels.

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V ⁺	Supply Voltage	+ 7 V	V
V-	Supply Voltage	– 7 V	
Vin	Analog Input Range	$V^- \le V_{IN} \le V^+$	V
Vı	Digital Input Range	$GNDD \le V_1 \le V^+$	V
TA	Operating Temperature Range	0 to 70	°C
T _{stg}	Storage Temperature Range	- 55 to + 125	°C
	Pin Temperature (soldering, 10 s)	260	∘℃

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

December 1988

1/15

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Nom.	Max.	Unit
	Positive Supply Voltage	4.75	5.0	5.25	V
V-	Negative Supply Voltage	- 5.25	- 5.0	- 4.75	V
Icc	V ⁺ Operating Current			20	mA
I _{BB}	V ⁻ Operating Current	- 15		<u> </u>	mA

D.C. AND OPERATING CHARACTERISTICS

(T_A = 0 °C to + 70 °C, V⁺ = + 5 V \pm 5 %, V $^-$ = - 5 V \pm 5 %, GNDA = 0 V, GNDD = 0 V, unless otherwise noted).

DIGITAL INTERFACE (TEST, RTS, DCD, RxD, TxCLK, RxCLK, CLK, TxD, MC/BC)

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
l ₁	Input Current (V _{IL min} ≤ V _I ≤ V _{IH max})			10	μА
IOL	Output Low Level Current (V _{OL} = 0.4 V)	1.6		_	mA
Гон	Output High Level Current (VOH = 2.8 V)		_	- 250	μА
V _{IL}	Input Low Voltage	GNDD	-	0.8	V
V _{iH}	Input High Voltage	2.4	_	V+	V

ANALOG INTERFACE, RECEIVE FILTER (DTMF, RAI, RFO)

Symbol	Parameter		Min.	Typ. (1)	Max.	Unit
I _{BRI}	Input Leakage Current, (-3 V < V _{IN} < 3 V)	DTMF, RAI	-	± 1	± 3	μΑ
R _{IRI}	Input Resistance,	DTMF, RAI	1	3	-	МΩ
Vogsr	Output Offset Voltage,	RFO	_	-	± 300	mV
Vori	Output Voltage Swing, (RL ≥ 10 kΩ)	RFO	_	_	± 3	٧
CLRI	Load Capacitance,	RFO	-	_	20	pF
R _{LRI}	Load Resistance,	RFO	10	_	_	kΩ
V _{IRI}	Input Voltage Swing,	RAI	- 2	-	+ 2	V
V _{ID}	Input Voltage Swing	DTMF	- 3		+ 3	٧
C _{DPR}	Signal Frequency Distortion Products at Maximum Signal Level	RFO	1	- 40	_	dB

ANALOG INTERFACE RECEIVE DEMODULATOR INPUT (RDI)

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
lin	Input Current	- 1	-	1	μА
N ₁	Maximum Detection Level to Valid DCD Output	1.2	1.4	1.6	Vp
N ₂	Minimum Detection Level to Valid DCD Output	_	1.0	_	Vp
N ₁ /N ₂	Hysteresis Effect	2.3	3	4	dB

ANALOG INTERFACE, RECEIVE SLICER ADJUST (RSA)

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
lin	Input Current	- 1	_	+ 1	μΑ
VI	Input Voltage	V _{REF}	V _{REF} /2	GNDA	٧

⁽¹⁾ Typical values are for T_A = 25 °C and nominal power supply values.



D.C. AND OPERATING CHARACTERISTICS (continued)

ANALOG INTERFACE, TRANSMIT OUTPUT (ATO)

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
Vos	Output DC Offset, (RTS connected to V*)		_	± 250	mV
CL	Load Capacitance		-	20	pF
RL	Load Resistance	10		_	kΩ
Vo	Output Voltage Swing 390 Hz $(R_L = 10 \text{ k}\Omega, C_L = 20 \text{ pF})$	2.8	-	3.6	V _{pp}
_	450 Hz/390 Hz Ampl. Ratio	0		1	dΒ
Vo	1300 Hz	2.8		3.6	V _{pp}
	2100 Hz/1300 Hz Ampl. Ratio	0	T -	1	dB
_	RTS Attenuation Ratio Efficiency	55	_	_	dB

ANALOG INTERFACE, REGULATED VOLTAGE (VREF)

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
V _{OR}	Output Voltage	- 2.6	- 2.2	- 1.8	V
RLR	Load Resistance	10			kΩ
CLR	Load Capacitance	-		20	pF

⁽¹⁾ Typical values for $T_A = 25\ ^{\circ}\text{C}$ and nominal power supply values.

DYNAMIC CHARACTERISTICS

RECEIVE FILTER TRANSFER CHARACTERISTICS

Symbol	Parameter		Min.	Тур.	Max.	Unit
GAR	Absolute Passband Gain at 1300 Hz	(V _{RFO} , R _L = ∞)	0.9	1.5	2.6	dB
GRR	Gain Relative to Gain at 1300 Hz (maximum input signal) (2)		_	- 60	- 50	dB
- m		390 Hz	_	- 60	- 48	dB
		450 Hz 2100 Hz	2.8	3.1	4	dB
		2900 Hz	- 30	-	- 17	dB
		12000 Hz		- 45	- 40	dB
GAR	Absolute Passband Gain at 390 Hz	(V _{RFO} , R _L = ∞)	0.9	1.5	2.6	dB
GRR	Gain Relative to Gain at 390 Hz	450 Hz 800 Hz 1300 Hz 2100 Hz	1	1.5	2	dB
~ nn	(maximum input signal)		- 30	_	20	dB
			_	- 50	- 48	dB
				- 55	- 50	dB
		12000 Hz	_	- 45	- 40	dB

DTMF FILTER TRANSFER CHARACTERISTICS

Symbol	Parameter		Min.	Тур.	Max.	Unit
GAR	Absolute Passband Gain at 100 Hz			0		dB
G _{RR}	Gain Relative to Gain at 100 Hz	1000 Hz	– 1	0	+1	d₿
		3400 Hz	-	- 3	- 2	dΒ
		10000 Hz	_	_	- 20	dB

SGS-THOMSO

DYNAMIC CHARACTERISTICS (continued)

DIGITAL INTERFACE

Symbol	Parameter	Min.	Typ. (1)	Max.	Unit
Сів	Capacitance	_	+	10	pF
t _{THL} , t _{TLH}	Input Rise-time, Fall-time, measured between 0.8 V and 2.4 V	_	-	100	ns
t _{THL} , t _{TLH}	Output Rise-time, Fall-time between 0.4 V and 2.8 V (3)	_	50	-	ns

⁽¹⁾ Typical values are for T_A = 25°C and nominal power supply values

PIN DESCRIPTION

COMMON SECTION

N°	Name	Function	Description
4 7	V+ V-	Positive Power Supply Negative Power Supply	+ 5 V - 5 V
10	GNDA	Analog Ground	Pin 10 serves as the ground return for the analog circuits of the transmit and receive section. The analog ground is not internally connected to the digital ground. The digital and analog grounds should be tied together as close as possible to the system supply ground.
3	GNDD	Digital Ground	Pin 3 serves as the digital ground return for the internal clock. The digital ground is not internally connected to the analog ground. The digital and analog grounds should be tied together as close as possible to the system supply ground.
17	Xtai IN	Oscillator Input	This pin corresponds to the input of the inverter of the oscillator. It is normally connected to an external crystal, but may also be connected to a pulse generator. The nominal frequency of the oscillator is 3.579 MHz.
16	Xtal OUT	Oscillator Output	This pin corresponds to the output of an inverter with sufficient loop gain to start and maintain the crystal oscillating.
12	VREF	Regulated Voltage	This output carries an internally regulated voltage. By means of an external potentiometer connected between VREF and GNDA, an adjustable reference voltage may be applied to RSA. The adjustment of RSA is to optimize the discrimination of high anf low frequencies of the same channel. The voltage applied to RSA is approximately VREF/2.
20	CLK	Clock	This output delivers a clock signal, the frequency of which is 3.579 MHz.
22	MC/BC	Main Channel/Back Channel	This input selects transmission on the main channel or back channel and defines the modulation rate according to the European standards. (refer to functional description).

⁽²⁾ This value refers to the integrated receive filter only, measured at RFO. The rejection value for the complete reception part must take into account the band-pass filter of the peak limiter (refer to CALCULATION OF CIRCUIT ELEMENTS). In this case the maximum gain relative to gain at 1300 Hz is – 60 dB at 16 kHz.

⁽³⁾ Driving one 74L or 74LS TTL load plus 30 pF.

PIN DESCRIPTION (continued)

TRANSMIT SECTION

N°	Name	Function	Description
2	RTS	Request to Send	When a low state is present on input RTS, the TS7513 delivers on output ATO a sinusoidal signal at a frequency which depends on input TxD. When a high state is present on input RTS, output ATO is connected to DTMF filter.
21	TxD	Transmit Data	This input selects the high frequency or low frequency at the Analog transmit output pin (ATO): • a high state selects the low frequency, • a low state selects the high frequency.
18	TxCLK	Transmit Clock	This output delivers a clock signal, the frequency of which is 16 times the modulation rate (± 1 %). The logic state duration is compatible to the UART clock specification.
6	ATO	Analog Transmit Output	When a low state is present on RTS, the TS7513 delivers on output ATO a sinusoidal signal centered on the analog ground.


RECEIVE SECTION

N°	Name	Function	Description
1	TEST	Loop Back Mode	When high, the demodulator is tuned on the transmission modulation rate to the loop back mode or to the 4 wires full duplex operation mode. When TEST is low, the modem is in normal operating mode.
5	RFO	Receiver Filter Output	This analog output must be connected to a high-pass filter and slicer, with sufficient gain to satisfy the level detection conditions.
8	DTMF	Dual Tone Multifrequency Input	Analog input receiving a signal from a dual tone multifrequency generator. Transmitted spectrum of DTMF signal matches the gauge in Annex III.
9	RAI	Receive Analog Input	Input for modulated analog signal of amplitude lower than 4 V peak to peak and centered on analog ground.
15	RDI	Receive Demodulator Input	This is input of the demodulator. The analog signals are passed through level detection comparators and zero crossing detector.
11	RSA	Receive Slicer Adjust	Input of the decision comparator optimizing discrimination between high and low frequencies.
14	DCD	Data Carrier Detect	This output is low when TS7513 receives on input RDI a signal with amplitude higher than N1 This output is high when the TS7513 receives on input RDI a sinusoidal signal with amplitude lower than N2. Within the N1 – N2 range, the detection system presents an hysteresis.
13	RxD	Receive Data	This output is low when a high frequency signal is present on input RDI, and high when a low frequency signal is present on input RDI. Without carrier on pin RAI, this output is high.
19	RxCLK	Receive Clock	This output delivers a clock signal, the frequency of which is 16 times the demodulation rate (± 1 %). The logic state duration is compatible to the UART clock specification.

FUNCTIONAL DESCRIPTION

CLOCK GENERATION

Crystal: NYMPH, NYP 035A - 18



With a minimum number of external components, the TS7513 performs all the functions of modulation, demodulation and filtering necessary to meet the requirements of CCITT Recommandation V.23.

This circuit is in five parts:

- a modulator
- · a demodulator
- a clock generator
- · a reference voltage generator
- · a DTMF filter.

Note: The description of the demodulator also covers a subsystem, external to the circuit proper and having the following functions (refer to paragraph CALCULATION OF CIRCUIT ELEMENTS).

- · Band-pass filter
- amplification
- slicer.

MODULATOR

When input RTS is low, output ATO delivers a sinusoidal signal, the frequency of which depends on MC/BC and TxD.

DEMODULATOR

When the analog signal on RDI conforms to certain criteria, output DCD detects it and output RxD delivers a digital signal, the logic state of which depends on the analog signal frequency.

CLOCK GENERATOR

This part of the circuit generates from a 3.579 MHz crystal all the internal clocks necessary to the correct performance of the TS7513: the clocks for the switched capacitor filters as well as those for the sinewave generator. The circuit delivers on RxCLK and TxCLK, the transmit and receive clocks for the UART. It also delivers on CLK a buffered clock at 3.579 MHz.

REFERENCE VOLTAGE GENERATOR

This part of the circuit generates a regulated voltage on VREF which is used to adjust detection thresholds. It is independent of power supply values.

DTMF FILTER

This part of the circuit receives a signal from a dual tone multi-frequency generator and transmit through ATO a filtered signal when RTS is high.



FUNCTIONAL CHARACTERISTICS

MODULATOR

Modulation Conditions :

RTS	ATO
"L"	FSK Modulated Signal
"H"	DTMF Signal

· Transmitted Frequencies :

(for details of frequency selection see PIN DESCRIPTION - ATO)

MC/BC	Modulation Rate	TxD	R.35 and V.23 Recommandations (Hz)	Frequency Generated from a 3.579 MHz Crystal	Error (Hz)
GNDD	75 Bauds	"H" "L"	390 ± 2 450 ± 2	389.52 450.20	- 0.48 + 0.20
V ⁺	1200 Bauds	"H" "L"	1300 ±10 2100 ± 10	1299.70 2097.40	- 0.34 - 2.61

DEMODULATOR

· Frequencies Receive on RDI

Analog signals centered on analog ground are received on input RDI.

RECEIVE DEMODULATION RATE

The receive Demodulation Rate Depends on MC/BC and TEST Input as Follows :

MC/BC	TEST	Demodulation Rate	Frequencies (recommendation V 23)
Н	Н	1200	1300 ± 16 2100 ± 16
L	Н	75	390 450
Н	L	75	390 450
L	L	1200	1300 ± 16 2100 ± 16

· Level detection conditions

Input RDI drives a signal detector the output of which (DCD) is at logic "0" if the level of signal RDI is higher than N1. The output of this detector is at logic "1" if the level of the signal RDI is lower than N2. This detector has an hysteresis effect: N1/N2.

Timing detection conditions

The timing performance of the level detector (\overline{DCD}) conforms to CCITT Recommendation V.23.

Under normal working conditions, output DCD is :

- low if signal RDI conforms to the level detection condition.
- high if signal RDI does not conform to the level detection conditions.


Output \overline{DCD} goes from high to low when signal RDI conforms to the level detection conditions for 15 ms or more (respectively 15 ms for 75 bauds).

Output DCD does not go from high to low when signal RDI conforms to the level detection conditions for 10 ms or less (respectively 10 ms for 75 bauds). Output DCD goes from low to high when signal RDI does not conform to the level detection conditions for 15 ms or more (respectively 30 ms for 75 bauds). Output DCD does not go from low to high when signal RDI does not conform to the level detection conditions for 10 ms or less (respectively 20 ms for 75 bauds).

Note: Each transition on the MC/BC input sets the DCD output to the logical high level and initiate the detection timing.

8/15

SGS-THOMSON MICROELECTROPICS



Modulation Rate	DCD Transition	Min.	Typ. (1)	Max.	Unit
1200 bds	τ1 τ2	10 10	12 12	15 15	ms ms
75 bds	τ1 τ2	10	15 30	20	ms ms

⁽¹⁾ Typical values for T_A = 25 °C and nominal power supply values.

· Demodulated Signal

Under Normal Working Conditions, signal RxD Conforms to the Following Table :

Demodulation Rate	Level Received on RDI	DCD	Frequency Received on RAI (Hz)	RxD
1200 bds	> N1	"L"	1300	"H"
	> N1	"L"	2100	"L"
	< N2	"H"	" X "	"H"
75 bds	> N1	" L "	390	"H"
	> N1	" L "	450	"L"
	< N2	" H "	" X "	"H"

REFERENCE VOLTAGE GENERATOR

The VREF output carries a regulated reference voltage.

An external potentiometer, connected between

CALCULATION OF CIRCUIT ELEMENTS

The following factors must be considered in calculating the external components in the TS7513 application:

- Signal amplification introduced by the receive filter is 1.5 dB/1300 Hz.
- The maximum permissible level at RAI input is 4 Vpp (+ 5 dBm).

Note: the reference frequencies are 1300 and 390 Hz.

 A 2.5 dB hysteresis is introduced within the two signal detection level N1 and N2, in accordance with CCITT Recommendation V.23.

To be centered, the two limit values of the CARRIER DETECT signal are therefore :

- _ Upper : 43 dBm, or 15.5 mVpp
- _ Lower : 48 dBm, or 8.7 mVpp
- For a correct operation of the TS7513 signal detector, the peak-limiting filter must remain linear up to 43 dBm on line.
- At input RDI, the upper threshold level N1 of the signal detector is 2.8 VPP (2.1 dBm), and must *correspond to the minimum signal level received from the line transformer. With a duplexer reception gain of + 6 dB, the peak-limiting filter gain is defined by:

VREF and GNDA, can supply a regulated voltage to input RSA.


Adjustement of RSA optimizes the discrimination between the high and low frequencies.

$$A = 43 - 6 - 1.5 + 2.1 = 37.6 dB$$
 (a ratio of 76).

Note: The peak-limiting filter gain must be adjusted according to the minimum level on line. With a minimum level of:

- _ 38 dBm, A = 32.6 dB
- _ 33 dBm, A = 27.6 dB

Typical Peak-limiting Filter Configuration



ENVIRONMENTAL FUNCTIONAL DESCRIPTION (refer to typical application)

Transmit section

The transmit section comprises a single operational amplifier capable of driving a load of 600Ω , which can also be used to adjust the transmit level.

Duplexer

This amplifier provides the 2 wire/4 wire separation function and enables a low cost standard non differential transformer (ratio 1:1) to be used. The duplexer principlze provides a gain of 6 dB for the received signal.

Peak-limiting filter

This section is made of two operational amplifiers and performs three functions :

- peak-limiting amplifier, designed to meet the signal detector levels according to the signal received from the phone line.
- High-pass filter (12 dB per octave) to overcome the DC component of the signal to be demodulated.
- Low-pass filter to protect against the inherent noise of the receive filter.




TYPICAL PERFORMANCES

These typical performances are achieved with the measuring equipment described in Annex I.

· Transmitted spectrum

On output ATO, the transmitted out of band signal energy must conform to the following specification:



Receiver

Measurement conditions

Local transmit level : - 10 dBm.

Receive level: - 25 dBm, with 511 bit pseudo-random test pattern.

Isochronous distortion

Table below shows the typical isochronous distortion values obtained with the TS7513, which

conform to the french CCETT specifications for videotext applications. The characteristics of CCETT lines used for measurements are given in Annex II.


Line	1200 bds Reception	75 bds Reception
Line 1 (flat)	10 %	4 %
Line 2	12 %	4 %
Line 3	18 %	6 %
Line 4	12 %	6 %

BIT ERROR RATE

The typical bit error rates versus white noise are as follows.

	1200 bds Reception		75 bds F	leception
	S/N	BER	S/N	BER
on Line 1	6 dB	2.10 ⁻³	- 1 dB	7.10-4
on Line 2	7 dB	5.10 ⁻⁴	- 1 dB	7.10 ⁻⁴
on Line 3	9 dB	5.10 ⁻⁴	0 dB	5.10 ⁻⁴
on Line 4	8 dB	2.10 ⁻⁴	0 dB	5.10 ⁻⁴

TS7513: Typical Application.



12/15


SGS-THOMSON MICROELECTROMICS

ORDERING INFORMATION

Part Number	Temperature Range	Package
TS7513CP	0 to + 70 °C	DIP 22
TS7513IP	- 40 to + 85 °C	DIP 22


PACKAGE MECHANICAL DATA

22 PINS - PLASTIC DIP



APPENDIX 1


1 - MEASUREMENT SYSTEM



14/15

SGS-THOMSON MICROELECTROMICS 57

APPENDIX 2 CHARACTERISTICS OF TEST LINES



SGS-THOMSON MICROELECTROMICS

15/15