

**CY7C132/CY7C136
CY7C142/CY7C146**

**2048 x 8 Dual-Port
Static RAM**

Features

- 0.8 micron CMOS for optimum speed/power
- Automatic power-down
- TTL-compatible
- Capable of withstanding greater than 2001V electrostatic discharge
- Fully asynchronous operation
- MASTER CY7C132/CY7C136 easily expands data bus width to 16 or more bits using SLAVE CY7C142/CY7C146
- \overline{BUSY} output flag on CY7C132/CY7C136; $BUSY$ input on CY7C142/CY7C146
- \overline{INT} flag for port-to-port communication (LCC/PLCC versions)

Functional Description

The CY7C132/CY7C136/CY7C142/CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMS. Two ports are provided permitting independent access to any location in memory. The CY7C132/CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVE dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; Chip Enable (CE), Write Enable (WE), and


Output Enable (OE). $BUSY$ flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin LCC or PLCC versions. $BUSY$ signals that the port is trying to access the same location currently being accessed by the other port. On the LCC/PLCC versions, \overline{INT} is an interrupt flag indicating that data has been placed in a unique location by the other port.

An automatic power-down feature is controlled independently on each port by the Chip Enable (CE) pin.


The CY7C132/CY7C142 are available in both 48-pin DIP and 48-pin LCC. The CY7C136/CY7C146 are available in both 52-pin LCC and 52-pin PLCC.

A die coat is used to insure alpha immunity.

Logic Block Diagram



Pin Configuration



Notes:

1. CY7C132/CY7C136 (Master): \overline{BUSY} is open drain output and requires pull-up resistor.
2. CY7C142/CY7C146 (Slave): $BUSY$ is input.
3. Open drain outputs; pull-up resistor required.



T-46-23-12

Electrical Characteristics Over the Operating Range⁽⁴⁾

Parameters	Description	Test Conditions	7C132-25 7C136-25 7C142-25 7C146-25		7C132-35 7C136-35 7C142-35 7C146-35		7C132-45, 55 7C136-45, 55 7C142-45, 55 7C146-45, 55		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	I _{OL} = 4.0 mA		0.4		0.4		0.4	V
		I _{OL} = 16.0 mA ⁽⁵⁾		0.5		0.5		0.5	
V _{IH}	Input HIGH Voltage		2.2		2.2		2.2		V
V _{IL}	Input LOW Voltage			0.8		0.8		0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-5	+5	-5	+5	-5	+5	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-5	+5	-5	+5	-5	+5	μA
I _{OS}	Output Short Circuit Current ⁽⁶⁾	V _{CC} = Max., V _{OUT} = GND		-350		-350		-350	mA
I _{CC}	V _{CC} Operating Supply Current	C _E = V _{IL} , Outputs Open, f = f _{MAX}	Com'l	170		120		90	mA
			Mil			170		120	mA
I _{SB1}	Standby Current Both Ports, TTL Inputs	C _E L and C _E R ≥ V _{IH} , f = f _{MAX}	Com'l	65		45		35	mA
			Mil			65		45	mA
I _{SB2}	Standby Current One Port, TTL Inputs	C _E L and C _E R ≥ V _{IH} , Active Port Outputs Open, f = f _{MAX}	Com'l	115		90		75	mA
			Mil			115		90	mA
I _{SB3}	Standby Current Both Ports, CMOS Inputs	Both Ports C _E L and C _E R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0	Com'l	15		15		15	mA
			Mil			15		15	mA
I _{SB4}	Standby Current One Port, CMOS Inputs	One Port C _E L or C _E R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V Active Ports Outputs Open f = f _{MAX}	Com'l	105		85		70	mA
			Mil			105		85	mA

Shaded area contains preliminary information.

Capacitance⁽⁷⁾


Parameters	Description	Test Conditions	Max.	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF

Notes:


- T_A is the "instant on" case temperature
- See the last page of this specification for Group A subgroup testing information.
- BUSY and INT pins only.
- Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH}, and 30-pF load capacitance.
- t_{HZOE}, t_{HZCE}, and t_{HZWE} are tested with C_L = 5pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- The internal write time of the memory is defined by the overlap of C_E LOW and W_E LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.




AC Test Loads and Waveforms



(a)





(b)



BUSY Output Load
(CY7C130/CY7C131 ONLY)
C132-B

2



Switching Characteristics Over the Operating Range^(4, 8)

Parameters	Description	7C132-25 7C136-25 7C142-25 7C146-25		7C132-35 7C136-35 7C142-35 7C146-35		7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
t_{RC}	Read Cycle Time	25		35		45		55		ns
t_{AA}	Address to Data Valid		25		35		45		55	ns
t_{OHA}	Data Hold from Address Change	0		0		0		0		ns
t_{ACE}	\overline{CE} LOW to Data Valid		10		35		45		25	ns
t_{DOE}	\overline{OE} LOW to Data Valid		15		20		25		25	ns
t_{LZOE}	\overline{OE} LOW to Low Z	3		3		3		3		ns
t_{HZOE}	\overline{OE} HIGH to High Z ⁽⁹⁾		15		20		20		25	ns
t_{LZCE}	\overline{CE} LOW to Low Z ⁽¹⁰⁾	5		5		5		5		ns
t_{HZCE}	\overline{CE} HIGH to High Z ^(9, 10)		15		20		20		25	ns
t_{PU}	\overline{CE} LOW to Power-Up	0		0		0		0		ns
t_{PD}	\overline{CE} HIGH to Power-Down		25		35		35		35	ns
WRITE CYCLE⁽¹¹⁾										
t_{WC}	Write Cycle Time	25		35		45		55		ns
t_{SCB}	\overline{CE} LOW to Write End	20		30		35		40		ns
t_{AW}	Address Set-Up to Write End	20		30		35		40		ns
t_{HA}	Address Hold from Write End	2		2		2		2		ns
t_{SA}	Address Set-Up to Write Start	0		0		0		0		ns
t_{PWB}	\overline{WE} Pulse Width	20		25		30		30		ns
t_{SD}	Data Set-Up to Write End	15		15		20		20		ns
t_{HD}	Data Hold from Write End	0		0		0		0		ns
t_{HZWB}	\overline{WE} LOW to High Z		15		20		20		25	ns
t_{LZWB}	\overline{WE} HIGH to Low Z	0		0		0		0		ns

Shaded area contains preliminary information.



CY7C132/CY7C136
CY7C142/CY7C146

Switching Characteristics Over the Operating Range^(4, 9) (continued)

T-46-23-12

Parameters	Description	7C132-25 7C136-25 7C142-25 7C146-25		7C132-35 7C136-35 7C142-35 7C146-35		7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C142-55 7C146-55		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY/INTERRUPT TIMING										
t _{BLA}	$\overline{\text{BUSY}}$ LOW from Address Match		20		20		25		30	ns
t _{BHA}	$\overline{\text{BUSY}}$ HIGH from Address Mismatch ⁽¹²⁾		20		20		25		30	ns
t _{BLC}	$\overline{\text{BUSY}}$ LOW from $\overline{\text{CE}}$ LOW		20		20		25		30	ns
t _{BHC}	$\overline{\text{BUSY}}$ HIGH from $\overline{\text{CE}}$ HIGH ⁽¹²⁾		20		20		25		30	ns
t _{PS}	Port Set Up for Priority	5		5		5		5		ns
t _{WB} ⁽¹³⁾	$\overline{\text{WE}}$ LOW after $\overline{\text{BUSY}}$ LOW	0		0		0		0		ns
t _{WH}	$\overline{\text{WE}}$ HIGH after $\overline{\text{BUSY}}$ HIGH	20		30		35		35		ns
t _{BDD}	$\overline{\text{BUSY}}$ HIGH to Valid Data		25		35		45		45	ns
t _{DDD}	Write Data Valid to Read Data Valid		Note 14		Note 14		Note 14		Note 14	ns
t _{WDD}	Write Pulse to Data Delay		Note 14		Note 14		Note 14		Note 14	ns
INTERRUPT TIMING										
t _{WINS}	$\overline{\text{WE}}$ to $\overline{\text{INTERRUPT}}$ Set Time		25		25		35		45	ns
t _{EINS}	$\overline{\text{CE}}$ to $\overline{\text{INTERRUPT}}$ Set Time		25		25		35		45	ns
t _{INS}	Address to $\overline{\text{INTERRUPT}}$ Set Time		25		25		35		45	ns
t _{OINR}	$\overline{\text{OE}}$ to $\overline{\text{INTERRUPT}}$ Reset Time ⁽¹²⁾		25		25		35		45	ns
t _{EINR}	$\overline{\text{CE}}$ to $\overline{\text{INTERRUPT}}$ Reset Time ⁽¹²⁾		25		25		35		45	ns
t _{INR}	Address to $\overline{\text{INTERRUPT}}$ Reset Time ⁽¹²⁾		25		25		35		45	ns

Shaded area contains preliminary information.


Notes:

- 12. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
- 13. CY7C142/CY7C146 only.
- 14. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
 - A. $\overline{\text{BUSY}}$ on Port B goes HIGH.
 - B. Port B's address toggled.
 - C. $\overline{\text{CE}}$ for Port B is toggled.
 - D. $\overline{\text{WE}}$ for Port B is toggled.

- 15. $\overline{\text{WE}}$ is HIGH for read cycle.
- 16. Device is continuously selected, $\overline{\text{CS}} = V_{IL}$ and $\overline{\text{OE}} = V_{IL}$.
- 17. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 18. Data I/O pins enter high-impedance state, as shown when $\overline{\text{OE}}$ is held LOW during write.
- 19. LCC version only.

Switching Waveforms


Read Cycle No. 1^(15, 16)





C132-7



Switching Waveforms (Continued)



2






Switching Waveforms (Continued)

T-46-23-12


Write Cycle No. 2^[11, 18]



0132-11


Busy Timing Diagram No. 1 (\overline{CE} Arbitration)

\overline{CE}_L Valid First:



0132-12

\overline{CE}_R Valid First:




0132-13



Switching Waveforms (Continued)


Busy Timing Diagram No. 2 (Address Arbitration)

Left Address Valid First:




2

Right Address Valid First:



Busy Timing Diagram No. 3

Write with $\overline{\text{BUSY}}$ (Slave: CY7C142/CY7C146)






Switching Waveforms (continued)


Interrupt Timing Diagrams⁽¹⁹⁾

Left Side Sets \overline{INT}_R :




C132-17

Right Side Clears \overline{INT}_R :




C132-18

Right Side Sets \overline{INT}_L :



C132-19

Left Side Clears \overline{INT}_L :












C132-20



Typical DC and AC Characteristics

T-46-23-12

2





CY7C132/CY7C136
CY7C142/CY7C146

Ordering Information

T-46-23-12

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C132-25PC	P25	Commerical
	CY7C132-25DC	D26	
	CY7C132-25LC	L68	
35	CY7C132-35PC	P25	Commerical
	CY7C132-35DC	D26	
	CY7C132-35LC	L68	
	CY7C132-35DMB	D26	Military
	CY7C132-35LMB	L68	
45	CY7C132-45PC	P25	Commerical
	CY7C132-45DC	D26	
	CY7C132-45LC	L68	
	CY7C132-45DMB	D26	Military
	CY7C132-45LMB	L68	
55	CY7C132-55PC	P25	Commerical
	CY7C132-55DC	D26	
	CY7C132-55LC	L68	
	CY7C132-55DMB	D26	Military
	CY7C132-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C142-25PC	P25	Commerical
	CY7C142-25DC	D26	
	CY7C142-25LC	L68	
35	CY7C142-35PC	P25	Commerical
	CY7C142-35DC	D26	
	CY7C142-35LC	L68	
	CY7C142-35DMB	D26	Military
	CY7C142-35LMB	L68	
45	CY7C142-45PC	P25	Commerical
	CY7C142-45DC	D26	
	CY7C142-45LC	L68	
	CY7C142-45DMB	D26	Military
	CY7C142-45LMB	L68	
55	CY7C142-55PC	P25	Commerical
	CY7C142-55DC	D26	
	CY7C142-55LC	L68	
	CY7C142-55DMB	D26	Military
	CY7C142-55LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C136-25LC	L69	Commerical
	CY7C136-25JC	J69	
35	CY7C136-35LC	L69	Commerical
	CY7C136-35JC	J69	
	CY7C136-35LMB	L69	Military
45	CY7C136-45LC	L69	Commerical
	CY7C136-45JC	J69	
	CY7C136-45LMB	L69	Military
55	CY7C136-55LC	L69	Commerical
	CY7C136-55JC	J69	
	CY7C136-55LMB	L69	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
25	CY7C146-25LC	L69	Commerical
	CY7C146-25JC	J69	
35	CY7C146-35LC	L69	Commerical
	CY7C146-35JC	J69	
	CY7C146-35LMB	L69	Military
45	CY7C146-45LC	L69	Commerical
	CY7C146-45JC	J69	
	CY7C146-45LMB	L69	Military
55	CY7C146-55LC	L69	Commerical
	CY7C146-55JC	L69	
	CY7C146-55LMB	L69	Military

Shaded area contains preliminary information.



MILITARY SPECIFICATIONS

Group A Subgroup Testing

T-46-23-12

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL Max.}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{OS}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3
I _{SB3}	1, 2, 3
I _{SB4}	1, 2, 3

2

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACB}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCB}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11

Parameters	Subgroups
BUSY/INTERRUPT TIMING	
t _{BLA}	7, 8, 9, 10, 11
t _{BHA}	7, 8, 9, 10, 11
t _{BLC}	7, 8, 9, 10, 11
t _{BHC}	7, 8, 9, 10, 11
t _{PS}	7, 8, 9, 10, 11
t _{WINS}	7, 8, 9, 10, 11
t _{EINS}	7, 8, 9, 10, 11
t _{INS}	7, 8, 9, 10, 11
t _{OINR}	7, 8, 9, 10, 11
t _{EINR}	7, 8, 9, 10, 11
t _{INR}	7, 8, 9, 10, 11
BUSY TIMING	
t _{WB} ^[20]	7, 8, 9, 10, 11
t _{WH}	7, 8, 9, 10, 11
t _{BDD}	7, 8, 9, 10, 11
t _{DDD}	7, 8, 9, 10, 11
t _{WDD}	7, 8, 9, 10, 11

Note:

20. CY7C142 only.