



Features

- Automatic detection of V_{cc} input supply
- Glitch-free output during supply transitions
- Built-in hysteresis during supply selection
- 250mA output maximum load current
- Fully integrated V_{AUX} switch
- Overload current protection
- Short circuit current protection
- . Operates from either V_{cc} or V_{AUX}
- 8-pin SOIC package
- RoHS compliant (lead-free) finishing

Applications

- PCI adapter cards
- Network Interface Cards (NICs)
- Dual power systems
- Systems with standby capabilities

Product Description


The California Micro Devices' SmartORTM CMPWR101 is a low dropout regulator that delivers up to 250mA of load current at a fixed 3.3V output. An internal threshold level (typically 4.1V) is used to prevent the regulator from being operated below dropout voltage. The device continuously monitors the input supply and will automatically disable the regulator when V_{cc} falls below the threshold level. When the regulator is disabled, a low impedance, fully integrated switch is enabled which allows the output to be directly powered from an auxiliary 3.3V supply.

When V_{cc} is restored to a level above the select threshold, the low impedance switch is disabled and the regulator is once again enabled.

All the necessary control circuitry needed to provide a smooth and automatic transition between the supplies has been incorporated. This allows V_{cc} to be dynamically switched without loss of output voltage.

An output logic signal, DRIVE, is active LOW whenever the internal regulator is disabled.

The CMPWR101 is housed in a 8-pin SOIC package and is available with RoHS compliant lead-free finishing.



PIN DESCRIPTIONS					
PIN(S)	NAME	DESCRIPTION			
1	V _{cc}	V_{cc} is the power source for the internal regulator and is monitored continuously by an internal controller circuit. Whenever V_{cc} exceeds V_{ccSEL} (4.25V typically), the internal regulator will be enabled and deliver a fixed 3.3V at V_{our} . When V_{cc} falls below V_{ccDES} (4.10V typically), the regulator will be disabled. Internal loading on this pin is typically 0.6mA when the regulator is enabled, which reduces to 0.1mA whenever the regulator is disabled. If V_{cc} falls below the voltage on the V_{AUX} pin, the V_{cc} loading will further reduce to only a few microamperes. During a V_{cc} power-up or power-down sequence, there will be an effective step increase in V_{cc} line current when the regulator is enabled/disabled. This line current transient will cause a voltage disturbance at the V_{cc} pin. The magnitude of the disturbance will be directly proportional to the effective power supply source impedance being delivered to the V_{cc} input. A built-in hysteresis voltage of 150mV has been incorporated to minimize any chatter during supply changeover. It is recommended that the power supply connected to the V_{cc} input should have a source resistance of less than 0.25Ω to minimize the event of chatter during the enabling/disabling of the regulator. If the V_{cc} pin is within a few inches of the main input filter, a capacitor may not be necessary. Otherwise an input filter capacitor in the range of 1µF to 10µF will help to lower the effective source impedance.			
2-3	V _{AUX}	V_{AUX} is the auxiliary power source. When selected, ($V_{CC} < V_{CCDES}$), the auxiliary supply is directly connected to V_{OUT} , via the low impedance (0.3 Ω typically) fully integrated switch. The internal loading on this pin is typically less than 10µA and will increase to 100µA if V_{CC} falls below the voltage on V_{AUX} . When $V_{AUX} = 0V$, the V_{CCDES} voltage is inhibited which prevents the regulator from being disabled.			
4	GND	GND is the negative reference for all voltages. The current that flows in the ground connection is very low (typically 0.6mA) and has minimal variation over all load conditions.			
5	NC	NC is an unconnected pin which is electrically isolated from the internal circuitry			
6 - 7	V _{out}	V_{out} is the regulator output voltage connection used to power the load. An output capacitor of 4.7µF is used to provide the necessary phase compensation, thereby preventing oscillation. The capacitor also helps to minimize the peak output disturbance during power supply changeover.			
8	DRIVE	DRIVE is a CMOS output logic signal (Active Low) referenced to the V _{cc} supply. This output is taken low whenever the internal regulator is not enabled. This output is intended only as a control signal for external circuitry.			

Typical Application Circuit

Simplified Electrical Schematic

PACKAGE / PINOUT DIAGRAM				
	TOP VIEW			
	V_{CC} 18DRIVE V_{AUX} 27 V_{OUT} V_{AUX} 36 V_{OUT} GND 45 NC			
8-pin SOIC				
Note: This drawing is not to scale.				

Ordering Information

PART NUMBERING INFORMATION					
Pins	Package	Ordering Part Number ¹	Part Marking		
8	Power SOIC	CMPWR101R	CMPWR 101R		

Note 1: Parts are shipped in Tape & Reel form unless otherwise specified.

Specifications

ABSOLUTE MAXIMUM RATINGS				
PARAMETER	RATING	UNITS		
ESD Protection (HBM)	<u>+</u> 2000	V		
Pin Input Voltages V _{cc} V _{AUX} DRIVE	[GND - 0.5] to +6.0 [GND - 0.5] to +4.0 [GND - 0.5] to [V _{cc} + 0.5]	v v		
Storage Temperature Range	-40 to +150	°C		
Operating Temperature Range Ambient Junction	0 to +70 0 to +125	°C °C		
Power Dissipation (See Note 1)	0.5	W		

Note 1: The power rating is based on a printed circuit board heat spreading capability equivalent to 2 square inches of copper connected to the GND pins. Typical multi-layer boards using power plane construction will provide this heat spreading ability without the need for additional dedicated copper area. (Please consult with factory for thermal evaluation assistance).

STANDARD OPERATING CONDITIONS				
PARAMETER	VALUE	UNITS		
V _{cc}	5.0 <u>+</u> 0.5	V		
V _{AUX}	3.3 <u>+</u> 0.3	V		
Ambient Operating Temperature Range	0 to +70	°C		
Load Current	0 to 250	mA		
C _{ext}	4.7 <u>+</u> 20%	μF		

	ELECTRICAL OPERATING CHARACTERISTICS (SEE NOTE 1)						
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
V _{OUT}	Regulator Output Voltage	0mA < I _{load} < 250mA	3.135	3.300	3.465	V	
I	Regulator Current Limit		275			mA	
V _{CCSEL}	V_{cc} Select Voltage	Regulator enabled		4.30	4.45	V	
V _{CCDES}	V_{cc} Deselect Voltage	Regulator disabled	3.90	4.10		V	
V _{CCHYST}	Hysteresis Voltage	See Note 2		0.20		V	
V_{rload}	Load Regulation	V_{cc} =5V, 5mA $\leq I_{LOAD} \leq$ 250mA		20		mV	
	Line Regulation	$I_{LOAD} = 5mA; 4.5V \le V_{cc} \le to 5.5V$		2		mV	
R _{sw}	V _{AUX} Switch Resistance	$V_{\text{CCDES}} > V_{\text{CC}}, V_{\text{AUX}} = 3.3V$		0.25	0.40	Ω	
I _{RCC}	V_{cc} Reverse Leakage	$V_{AUX} = 3.3V, V_{CC} = 0V$		2	50	μΑ	
I _{raux}	V _{AUX} Reverse Leakage	$V_{AUX} = 0V, V_{CC} = 5V$		2	50	μA	
I _{gnd}	Ground Current	$ \begin{array}{l} V_{\rm CC} < V_{\rm CCDES}, \ I_{\rm LOAD} = 0mA \\ V_{\rm CC} > V_{\rm CCSEL}, \ I_{\rm LOAD} = 0mA \\ V_{\rm CC} > V_{\rm CCSEL}, \ I_{\rm LOAD} = 250mA \end{array} $		0.20 0.60 0.70	0.40 1.00 1.20	mA mA mA	
I _{AUX}	V _{AUX} Supply Current	$V_{AUX} > V_{CC}$ $V_{CC} > V_{AUX}$		0.20 0.02	0.40 0.10	mA mA	
R _{oh}	DRIVE Pull-up Resistance	R_{PULLUP} to V_{CC} , $V_{CC} > V_{CCSEL}$		4.0	8.0	kΩ	
R _{ol}	DRIVE Pull-down Resistance	$R_{PULLDOWN}$ to GND, $V_{CCDES} > V_{CC}$		0.1	0.4	kΩ	

Note 1: Operating Characteristics are over Standard Operating Conditions unless otherwise specified.

Note 2: The hysteresis defines the maximum level of acceptable disturbance on V_{cc} during switching. It is recommended that the V_{cc} source impedance be kept below 0.25Ω to ensure the switching disturbance remains below the hysteresis during select/deselect transitions. An input capacitor may be required to help minimize the switching transient.

Performance Information

CMPWR101 Typical DC Characteristics (nominal conditions unless specified otherwise)




Figure 1. Supply Current vs Voltage (V_{MX}= 3.3V)




Figure 3. Ground Current vs Output Load




Figure 5. Load Regulation





Figure 2. Switch Resistance vs Supply Voltage








Figure 6. Dropout Voltage with Load Current

Performance Information (cont'd)

CMPWR101 Transient Characteristics (nominal conditions unless specified otherwise) (V_{cc} source resistance set to 0.2 Ω)




Figure 11. Load Transient (10% to 90%) Step Response





Figure 8.V_{cc} Complete Power Down (V_{AUX} = 0V)






Figure 12. Line Transient (1Vpp) Step Response

Performance Information (cont'd)

CMPWR101 Typical Thermal Characteristics

The overall junction to ambient thermal resistance (θ_{JA}) for device power dissipation (P_D) consists primarily of two paths in series. The first path is the junction to the case (θ_{JC}) which is defined by the package style, and the second path is case to ambient (θ_{CA}) thermal resistance which is dependent on board layout. The final operating junction temperature for any set of conditions can be estimated by the following thermal equation:

$$T_{JUNC} = T_{AMB} + P_{D} (\theta_{JC}) + P_{D} (\theta_{CA})$$
$$= T_{AMB} + P_{D} (\theta_{JA})$$

The CMPWR101 uses a standard SOIC package. When this package is mounted on a double-sided printed circuit board with two square inches of copper allocated for "heat spreading", the resulting θ JA is 85°C/W.


Based on a maximum power dissipation of 0.43W (1.7V x 250mA) with an ambient of 70°C, the resulting junction temperature will be:

$$\begin{aligned} \Gamma_{\rm JUNC} &= T_{\rm AMB} + P_{\rm D} (\theta_{\rm JA}) \\ &= 70^{\circ}{\rm C} + 0.43W \ (80^{\circ}{\rm C/W}) \\ &= 70^{\circ}{\rm C} + 37^{\circ}{\rm C} = 103^{\circ}{\rm C} \end{aligned}$$

Thermal characteristics were measured using a double-sided board with two square inches of copper area connected to the GND pin for "heat spreading".

Measurements showing performance up to junction temperature of 125°C were performed under light load conditions (5mA). This allows the ambient temperature to be representative of the internal junction temperature.

Note: The use of multi-layer board construction with separate ground and power planes will further enhance the overall thermal performance. In the event of no copper area being dedicated for heat spreading, a multi-layer board construction, using only the minimum size pad layout, will provide the CMPWR101 with an overall θ_{IA} of 100°C/W which allows up to 500mW to be safely dissipated.








Figure 15. Switch Resistance vs Ambient Temperature


Mechanical Details

SOIC-8 Mechanical Specifications

Dimensions for CMPWR101 devices packaged in 8-pin SOIC packages are presented below.

For complete information on the SOIC-8 package, see the California Micro Devices SOIC Package Information document.

PACKAGE DIMENSIONS					
Package	SOIC				
Pins	8				
Dimensions	Millimeters		Inches		
	Min	Max	Min	Max	
A	1.35	1.75	0.053	0.069	
A ₁	0.10	0.25	0.004	0.010	
В	0.33	0.51	0.013	0.020	
с	0.19	0.25	0.007	0.010	
D	4.80	5.00	0.189	0.197	
E	3.80	4.19	0.150	0.165	
е	1.27 BSC		0.050 BSC		
н	5.80	6.20	0.228	0.244	
L	0.40	1.27	0.016	0.050	
# per tube	100 pieces*				
# per tape and reel	2500 pieces				
	Controlling dimension: inches				



Package Dimensions for SOIC-8

* This is an approximate number which may vary.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LI TERATURE FULFI LLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Emal I: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semi conductor Websi te: www.onsemi.com

Order Li terature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative