



# DAC8412/DAC8413—SPECIFICATIONS

**ELECTRICAL CHARACTERISTICS** (@  $V_{DD} = +15.0\text{ V}$ ,  $V_{SS} = -15.0\text{ V}$ ,  $V_{LOGIC} = +5.0\text{ V}$ ,  $V_{REFH} = +10.0\text{ V}$ ,  $V_{REFL} = -10.0\text{ V}$ ,  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$  unless otherwise noted. See Note 1 for supply variations.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Integral Linearity "E"	INL			0.25	$\pm 0.5$	LSB
Integral Linearity "F"	INL				$\pm 1$	LSB
Differential Linearity	DNL	Monotonic Over Temperature	1			LSB
Min Scale Error	$V_{ZSE}$	$R_L = 2\text{ k}\Omega$			$\pm 2$	LSB
Full-Scale Error	$V_{FSE}$	$R_L = 2\text{ k}\Omega$			$\pm 2$	LSB
Min Scale Tempo	$TCV_{ZSE}$	$R_L = 2\text{ k}\Omega$		15		ppm/ $^{\circ}\text{C}$
Full-Scale Tempo	$TCV_{FSE}$	$R_L = 2\text{ k}\Omega$		20		ppm/ $^{\circ}\text{C}$
<b>MATCHING PERFORMANCE</b>						
Linearity Matching				$\pm 1$		LSB
<b>REFERENCE</b>						
Positive Reference Input Range		Note 2	$V_{REFH} + 2.5$		$V_{DD} - 2.5$	V
Negative Reference Input Range		Note 2	$-10$		$V_{REFH} - 2.5$	V
Reference High Input Current	$I_{REFH}$		-2.75	+1.5	+2.75	mA
Reference Low Input Current	$I_{REFL}$		0	+2	+2.75	mA
<b>AMPLIFIER CHARACTERISTICS</b>						
Output Current	$I_{OUT}$		5		+5	mA
Settling Time	$t_S$	to 0.01%		6		$\mu\text{s}$
Slew Rate	SR	10% to 90%		2.2		V/ $\mu\text{s}$
<b>LOGIC CHARACTERISTICS</b>						
Logic Input High Voltage	$V_{INH}$	$T_A = +25^{\circ}\text{C}$	2.4			V
Logic Input Low Voltage	$V_{INL}$	$T_A = +25^{\circ}\text{C}$			0.8	V
Logic Output High Voltage	$V_{OH}$	$I_{OH} = +0.4\text{ mA}$	2.4			V
Logic Output Low Voltage	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$			0.4	V
Logic Input Current	$I_{IN}$				1	$\mu\text{A}$
Input Capacitance	$C_{IN}$			8		pF
Crosstalk				>72		dB
Large Signal Bandwidth		-3 dB, $V_{REFH} = 0$ to +10 V p-p		160		kHz
<b>LOGIC TIMING CHARACTERISTICS</b>						
<b>WRITE</b>						
Chip Select Write Pulse Width	$t_{WCS}$	Note 3	80	40		ns
Write Setup	$t_{WS}$	$t_{WCS} = 80\text{ ns}$	0			ns
Write Hold	$t_{WH}$	$t_{WCS} = 80\text{ ns}$	0			ns
Address Setup	$t_{AS}$		0			ns
Address Hold	$t_{AH}$		0			ns
Load Setup	$t_{LS}$		70	30		ns
Load Hold	$t_{LH}$		30	10		ns
Write Data Setup	$t_{WDS}$	$t_{WCS} = 80\text{ ns}$	20			ns
Write Data Hold	$t_{WDH}$	$t_{WCS} = 80\text{ ns}$	0			ns
Load Pulse Width	$t_{LWD}$		170	130		ns
Reset Pulse Width	$t_{RESET}$		140	100		ns
<b>READ</b>						
Chip Select Read Pulse Width	$t_{RCS}$		130	100		ns
Read Data Hold	$t_{RDH}$	$t_{RCS} = 130\text{ ns}$	0			ns
Read Data Setup	$t_{RDS}$	$t_{RCS} = 130\text{ ns}$	0			ns
Data to Hi Z	$t_{DZ}$	$C_L = 10\text{ pF}$		150		ns
Chip Select to Data	$t_{CSD}$	$C_L = 100\text{ pF}$		120	160	ns
<b>SUPPLY CHARACTERISTICS</b>						
Power Supply Sensitivity	PSS	$14.25\text{ V} \leq V_{DD} \leq 15.75\text{ V}$			150	ppm/V
Positive Supply Current	$I_{DD}$	$V_{REFH} = +2.5\text{ V}$		8.5	12	mA
Negative Supply Current	$I_{SS}$		10	6.5		mA
Power Dissipation	$P_{DISS}$				330	mW

## NOTES

<sup>1</sup>All supplies can be varied  $\pm 5\%$ , and operation is guaranteed. Device is tested with nominal supplies.

<sup>2</sup>Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

<sup>3</sup>All input control signals are specified with  $t_r = t_f = 5\text{ ns}$  (10% to 90% of +5 V) and timed from a voltage level of 1.6 V.

Specifications subject to change without notice.