

Precision Transimpedance Logarithmic Amplifier with Over 5 Decades of Dynamic Range

General Description

The MAX4207 logarithmic amplifier computes the log ratio of an input current relative to a reference current (externally or internally generated) and provides a corresponding voltage output with a default -0.25V/decade scale factor. The device operates from dual ±2.7V to ±5.5V supplies and is capable of measuring five decades of input current across a 10nA to 1mA range.

The MAX4207's uncommitted op amp can be used for a variety of purposes, including filtering noise, adding offset, and adding additional gain. A 0.5V reference is also included to generate an optional precision current reference using an external resistor, which adjusts the log intercept of the MAX4207. The output-offset voltage and the adjustable scale factor are also set using exter-

The MAX4207 is available in a space-saving 16-pin thin QFN package (4mm x 4mm x 0.8mm), and is specified for operation over the -40°C to +85°C extended temperature range.

Applications

Photodiode Current Monitoring Portable Instrumentation Medical Instrumentation Analog Signal Processing

Features

MAX4207

- ♦ ±2.7V to ±5.5V Dual-Supply Operation
- ♦ 5 Decades of Dynamic Range (10nA to 1mA)
- ♦ Monotonic Over a 1nA to 1mA Range
- ♦ -0.25V/Decade Internally Trimmed Output Scale **Factor**
- Adjustable Output Scale Factor
- Adjustable Output Offset Voltage
- ♦ Internal 10nA to 10µA Reference Current Source
- ♦ Input Amplifiers Summing Nodes at Ground
- ♦ Small 16-Pin Thin QFN Package (4mm x 4mm x
- ◆ -40°C to +85°C Operating Temperature Range
- **♦** Evaluation Kit Available (Order MAX4206EVKIT)


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4207ETE	-40°C to +85°C	16 Thin QFN-EP*

^{*}EP = Exposed Paddle.

Typical Operating Circuit

Pin Configuration TOP VIEW (LEADS ON BOTTOM) LOGIIN REFIIN 16 15 14 13 N.C. 12 CMVOUT REFVOUT [11] REFISET 2 MIXIM GND 3 MAX4207 10 V_{CC} 4 9 V_{EE} N.C. 5 6 7 8 LOGV2 THIN QFN



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND,	unless otherwise noted.)
V _{CC}	0.3V to +6V
V _{EE}	6V to +0.3V
Supply Voltage (VCC to VEE)	+12V
REFVOUT	(VEE - 0.3V) to +3.0V
OSADJ, SCALE, REFISET	(VEE - 0.3V) to +5.5V
REFIIN, LOGIIN	(VEE - 0.3V) to VCMVIN
LOGV1, LOGV2, CMVOUT,	
REFIOUT	$(V_{EE} - 0.3V)$ to $(V_{CC} + 0.3V)$
CMVIN	(VFF - 0.3V) to +1V

Continuous Current (REFIIN, LOGIIN)	10mA
Continuous Power Dissipation (T _A = +70°C)	
16-Pin Thin QFN (derate 16.9mW/°C above +70	O°C)1349mW
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range6	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—Dual-Supply Operation

 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Cupply Voltage	Vcc	(Note 2)		2.7		5.5	V
Supply Voltage	VEE	(Note 2)		-2.7		-5.5	V
Company Commany	1	T _A = +25°C			5	6	A
Supply Current	Icc	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				7.5	mA
LOGIIN Current Range	l	Minimum		10			nA
(Notes 3, 4)	llog	Maximum				1	mA
REFIIN Current Range	1	Minimum		10			nA
(Notes 3, 4)	I _{REF}	Maximum	Maximum			1	mA
Common-Mode Voltage	Vсмvоит				0		V
Common-Mode Voltage Input Range	VCMVIN			0		0.5	V
Lan Conformity Franci	V _{LC}	I _{REF} = 10nA, I _{LOG} = 10nA to 1mA,	T _A = +25°C		±2	±5	mV
Log Conformity Error		K = -0.25V/decade (Note 4)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			±10	IIIV
La gravithania Clara (Caala Faatav)	1/	T _A = +25°C		-237.5	-250	-262.5	mV/
Logarithmic Slope (Scale Factor)	K	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		-231.25		-268.75	decade
Logarithmic Slope (Scale Factor) Temperature Drift		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			80		μV/ decade/ °C
Input Offset Voltage	VIO	TA = +25°C, IVCMVIN - VREFIINI, IVCMVIN - VLOGIINI			0.6	5	mV
Input Offset Voltage Temperature Drift	V _{IOS}	IVCMVIN - VREFIINI, IVCMVIN - VLOGIINI			6		μV/°C
Voltage Reference Output	Vp== (0) :=	T _A = +25°C		1.218	1.238	1.258	V
Voltage Reference Output	VREFVOUT	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (}$	(Note 4)	1.195		1.275	V

DC ELECTRICAL CHARACTERISTICS—Dual-Supply Operation (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Voltage Reference Output Current	IREFVOUT			1		mA
Current Reference Output	Vessiost	T _A = +25°C	490	500	510	mV
Voltage	VREFISET	$T_A = -40$ °C to $+85$ °C (Note 4)	482		518	IIIV
LOGV2 BUFFER						
Input Offset Voltage	Via	T _A = +25°C		0.4	2	mV
Input Offset Voltage	V _{IO}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Note 4)}$			6	IIIV
Input Bias Current	IB	(Note 4)		0.01	1	nA
Outro t Vallana Damas	Voh	R_L to GND = $2k\Omega$	V _{CC} - 0.2		V _{CC} - 0.3	
Output Voltage Range	VoL	R_L to GND = $2k\Omega$	V _{EE} + 0.2	VEE + 0.08		V
Output Chart Circuit Current	I _{OUT+}	Sourcing		34		A
Output Short-Circuit Current	IOUT-	Sinking		58		mA
Slew Rate	SR			12		V/µs
Unity-Gain Bandwidth	GBW			5		MHz

AC ELECTRICAL CHARACTERISTICS—Dual-Supply Operation

 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGV2 Total Noise		0.1Hz to 10Hz, total output-referred noise, IREF = 10nA, ILOG = 100nA		17		μVRMS
LOGV2 Spot Noise Density		$f = 5kHz$, $I_{REF} = 10nA$, $I_{LOG} = 100nA$		0.8		μV/√Hz
REFVOUT Total Noise		1Hz to 10Hz, total output-referred noise		3.3		μV _{RMS}
REFVOUT Spot Noise Density		f = 5kHz		266		nV/√Hz
REFISET Total Noise		1Hz to 10Hz, total output-referred noise		0.67		μV _{RMS}
REFISET Spot Noise Density		f = 5kHz		23		nV/√Hz
Small-Signal Unity-Gain Bandwidth		I_{REF} = 1μA, I_{LOG} = 10μA, R_{COMP} = 300Ω, C_{COMP} = 32pF		1		MHz

Note 1: All devices are 100% production tested at $T_A = +25^{\circ}C$. All temperature limits are guaranteed by design.


Note 2: Guaranteed and functionally verified.

Note 3: Log conformity error less than ± 5 mV with scale factor = 0.25V/decade.

Note 4: Guaranteed by design.


Typical Operating Characteristics


 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0V, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0V, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)















Typical Operating Characteristics (continued)


 $(V_{CC}=+5V,V_{EE}=-5V,GND=0V,I_{REF}=1\mu A,I_{LOG}=10\mu A,LOGV2=SCALE,LOGV1=OSADJ,CMVIN=CMVOUT,R_{SET}>1M\Omega,T_{A}=+25^{\circ}C,unless otherwise noted.)$























Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, GND = 0V, I_{REF} = 1\mu A, I_{LOG} = 10\mu A, LOGV2 = SCALE, LOGV1 = OSADJ, CMVIN = CMVOUT, R_{SET} > 1M\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)




REFERENCE TURN-ON TRANSIENT RESPONSE






SMALL-SIGNAL AC RESPONSE (ILOG TO VLOGV1)



SMALL-SIGNAL AC RESPONSE OF BUFFER



Pin Description

PIN	NAME	FUNCTION				
1, 9	N.C.	No Connection. Not internally connected.				
2	REFVOUT	1.238V Reference Voltage Output. Bypass REFVOUT to GND with a 0 to 1µF capacitor (optional).				
3	GND	Ground				
4	VEE	Negative Power Supply. Bypass VEE to GND with a 0.1µF capacitor.				
5	LOGV1	Logarithmic Amplifier Voltage Output 1. The output scale factor of LOGV1 is -0.25V/decade.				
6	OSADJ	Offset Adjust Input. Apply a voltage at OSADJ to adjust the LOGV2 output offset voltage (see the <i>Output Offset</i> section).				
7	SCALE	Scale Factor Input. Adjust the output scale factor for LOGV2 using a resistive divider (see the <i>Scale Factor</i> section).				
8	LOGV2	Logarithmic Amplifier Voltage Output 2. Adjust the output scale factor for LOGV2 using a resistive divider between SCALE, GND, and LOGV2 (see the <i>Scale Factor</i> section).				
10	Vcc	Positive Power Supply. Bypass V _{CC} to GND with a 0.1µF capacitor.				
11	REFISET	Current Reference Adjust Input. A resistor, R _{SET} , from REFISET to GND adjusts the current at REFIOUT (see the <i>Adjusting the Logarithmic Intercept</i> section).				
12	CMVOUT	0V Common-Mode Voltage Reference Output				
13	REFIOUT	Current Reference Output. The internal current reference output is available at REFIOUT.				
14	REFIIN	Current Reference Input. Apply an external reference current at REFIIN. IREFIIN is the reference current used by the logarithmic amplifier when generating LOGV1.				
15	LOGIIN	Current Input to Logarithmic Amplifier. LOGIIN is typically connected to a photodiode anode or other external current source.				
16	CMVIN Common-Mode Voltage Input. V _{CMVIN} is the common-mode voltage for the input and refere amplifiers (see the <i>Common Mode</i> section).					




Figure 1. Functional Diagram




Figure 2. Simplified Model of a Logarithmic Amplifier

Detailed Description

Theory

Figure 2 shows a simplified model of a logarithmic amplifier. Two transistors convert the currents applied at LOGIIN and REFIIN to logarithmic voltages according to the following equation:

$$V_{BE} = \left(\frac{kT}{q}\right) \ln \left(\frac{I_C}{I_S}\right)$$

where:

VBE = base-emitter voltage of a bipolar transistor

 $k = 1.381 \times 10^{-23} \text{ J/K}$

T = absolute temperature (K)

 $q = 1.602 \times 10^{-19} C$

Ic = collector current

Is = reverse saturation current

The logarithmic amplifier compares V_{BE1} to the reference voltage V_{BE2} , which is a logarithmic voltage for a known reference current, IREF. The temperature dependencies of a logarithmic amplifier relate to the thermal voltage, (kT/q), and Is. Matched transistors eliminate the Is temperature dependence of the amplifier in the following manner:

$$\begin{split} &V_{OUT} = V_{BE1} - V_{BE2} \\ &= \left(\frac{kT}{q}\right) ln \left[\left(\frac{l_{LOG}}{l_{S}}\right) - \left(\frac{kT}{q}\right) ln \left(\frac{l_{REF}}{l_{S}}\right) \right] \\ &= \left(\frac{kT}{q}\right) \left[ln \left(\frac{l_{LOG}}{l_{S}}\right) - ln \left(\frac{l_{REF}}{l_{S}}\right) \right] \\ &= \left(\frac{kT}{q}\right) \left[ln \left(\frac{l_{LOG}}{l_{REF}}\right) \right] \\ &= \left(\frac{kT}{q}\right) \left(ln (10) \right) \left[log_{10} \left(\frac{l_{LOG}}{l_{REF}}\right) \right] \\ &= K \times log_{10} \left(\frac{l_{LOG}}{l_{REF}}\right) \end{split} \qquad \text{(see Figure 3)} \end{split}$$

where:

K = scale factor (V/decade)

ILOG = the input current at LOGIIN

IRFF = the reference current at REFIIN

The MAX4207 uses internal temperature compensation to virtually eliminate the effects of the thermal voltage, (kT/q), on the amplifier's scale factor, maintaining a constant slope over temperature.

Definitions

Transfer Function

The ideal logarithmic amplifier transfer function is:

$$V_{IDEAL} = K \times log_{10} \left(\frac{I_{LOG}}{I_{REF}} \right)$$

Adjust K (see the *Scale Factor* section) to increase the transfer-function slope as illustrated in Figure 3. Adjust IREF using REFISET (see the *Adjusting the Logarithmic Intercept* section) to shift the logarithmic intercept to the left or right as illustrated in Figure 4.

Log Conformity

Log conformity is the maximum deviation of the MAX4207's output from the best-fit straight line of the V_{LOGV1} versus log (I_{LOG}/I_{REF}) curve. It is expressed as a percent of the full-scale output or an output voltage.

Referred-to-Input and Referred-to-Output Errors

The log nature of the MAX4207 insures that any additive error at LOGV1 corresponds to multiplicative error at the input, regardless of input level.




Figure 3. Ideal Transfer Function with Varying K

Total Error

Total error, TE, is defined as the deviation of the output voltage, V_{LOGV1}, from the ideal transfer function (see the *Ideal Transfer Function* section):

Total error is a combination of the associated gain, input offset current, input bias current, output offset voltage, and transfer characteristic nonlinearity (log conformity) errors:

$$V_{LOGV2} = K(1 \pm \Delta K) \left[log_{10} \left(\frac{l_{LOG} - l_{BIAS1}}{l_{REF} - l_{BIAS2}} \right) \pm 4 \left(\pm V_{LC} \pm V_{OSOUT} \right) \right]$$

where V_{LC} and V_{OSOUT} are the log conformity and output offset voltages, respectively. Output offset is defined as the offset occurring at the output of the MAX4207 when equal currents are presented to I_{LOG} and I_{REF}. Because the MAX4207 is configured with a gain of K = -0.25V/decade, a 4 should multiply the (\pm V_{LC} \pm V_{OSOUT}) term, if V_{LC} and V_{OSOUT} were derived from this default configuration.

IBIAS1 and IBIAS2 are currents on the order of 20pA, significantly smaller than ILOG and IREF, and can therefore be eliminated:

$$V_{LOGV2} \cong K(1 \pm \Delta K) \left[log_{10} \left(\frac{l_{LOG}}{l_{REF}} \right) \pm 4 \left(\pm V_{LC} \pm V_{OSOUT} \right) \right]$$

Expanding this expression:




Figure 4. Ideal Transfer Function with Varying IREF

$$V_{LOGV2} \cong Klog_{10} \left(\frac{I_{LOG}}{I_{REF}} \right) \pm K\Delta Klog_{10} \left(\frac{I_{LOG}}{I_{REF}} \right)$$
$$\pm 4K(1 + \Delta K) \left(\pm V_{LC} \pm V_{OSOUT} \right)$$

The first term of this expression is the ideal component of V_{LOGV1} . The remainder of the expression is the total error, TE:

TE
$$\approx \pm K\Delta K \log_{10} \left(\frac{I_{LOG}}{I_{RFF}} \right) \pm 4K(1 + \Delta K) \left(\pm V_{LC} \pm V_{OSOUT} \right)$$

In the second term, one can generally remove the products relating to $\Delta K,$ because ΔK is generally much less than 1. Hence, a good approximation for TE is given by:

TE
$$\approx \pm K \left[\Delta K \log_{10} \left(\frac{I_{LOG}}{I_{REF}} \right) \pm 4 \left(\pm V_{LC} \pm V_{OSOUT} \right) \right]$$

As an example, consider the following situation:

Full-scale input = 5V

 $I_{LOG} = 100 \mu A$

IREF = 100nA

 $K = 1 \pm 5\%$ V/decade (note that the uncommitted amplifier is configured for a gain of 4)

 $V_{LC} = \pm 5$ mV (obtained from the *Electrical Characteristics* table)

 $VOSOUT = \pm 2mV$ (typ), and TA = +25°C.

Substituting into the total error approximation,

TE $\approx \pm (1\text{V/decade})(0.05 \log_{10} (100\mu\text{A}/100\text{nA})$ $\pm 4 (\pm 5\text{mV} \pm 2\text{mV}) = \pm [0.15\text{V} \pm 4(\pm 7\text{mV})]$

As a worst case, one finds TE $\approx \pm 178$ mV or $\pm 3.6\%$ of full scale.

When expressed as a voltage, TE increases in proportion with an increase in gain as the contributing errors are defined at a specific gain. Calibration using a look-up table eliminates the effects of gain and output offset errors, leaving conformity error as the only factor contributing to total error. For further accuracy, consider temperature monitoring as part of the calibration process.

Applications Information

Input Current Range

Five decades of input current across a 10nA to 1mA range are acceptable for I_{LOG} and I_{REF}. The effects of bias currents increase as I_{LOG} and I_{REF} fall below 10nA. Bandwidth decreases at low I_{LOG} values (see the *Frequency Response and Noise Considerations* section). As I_{LOG} and I_{REF} increase to 1mA or higher, transistors become less logarithmic in nature. The MAX4207 incorporates leakage current compensation and high-current correction circuits to compensate for these errors.

Frequency Compensation

The MAX4207's frequency response is a function of the input current magnitude and the selected compensation network at LOGIIN and REFIIN. The compensation network comprised of CCOMP and RCOMP ensures stability over the specified range of input currents by introducing an additional pole/zero to the system. For the typical application, select CCOMP = 32pF and $RCOMP = 330\Omega$.

Frequency Response and Noise ConsiderationsThe MAX4207 bandwidth is proportional to the magnitude

of the IREF and ILOG currents, whereas the noise is inversely proportional to IREF and ILOG currents.

Common Mode

A 0V common-mode input voltage, V_{CMVOUT}, is available at CMVOUT and can be used to bias the logging and reference amplifier inputs by connecting CMVOUT to CMVIN. A voltage between 0 and 0.5V, connected to CMVIN, may be used to bias the logging and reference transistor collectors, thereby optimizing performance.

Adjusting the Logarithmic Intercept

Adjust the logarithmic intercept by changing the reference current, IREF. A resistor from REFISET to GND (see Figure 5) adjusts the reference current, according to the following equation:

$$R_{SET} = \frac{V_{REFISET}}{10 \times I_{REF}}$$

where V_{REFISET} is 0.5V. Select R_{SET} between $5k\Omega$ and $5M\Omega$. REFIOUT current range is 10nA to 10µA only.

Dual-Supply Operation

The MAX4207 operates only from dual ±2.7 to ±5.5V supplies. The relationship of inputs to outputs is a function of IREF, relative to ILOG, and the configuration of the uncommitted amplifier. The uncommitted amplifier can be configured in either inverting or noninverting mode. In an inverting configuration, the uncommitted amplifier output, LOGV2, is positive and LOGV1 is negative when ILOG exceeds IREF. When operating in a noninverting configuration, LOGV2 and LOGV1 are both negative when ILOG exceeds IREF (see Table 1). An inverting configuration of the uncommitted buffer is recommended when large output offset voltage adjustments are required using OSADJ. By connecting CMVOUT and CMVIN, the log and reference amplifier inputs (LOGIIN and REFIIN) are biased at OV. Applying the external voltage (0 to 0.5V) to CMVIN optimizes the application's performance.




Figure 5. Typical Operating Circuit

Table 1. MAX4207 Example Configurations

LOGV2 AMPLIFIER CONFIGURATION	INPUT CONDITIONS	V _{LOGV1}	V _{LOGV2}
Inverting	ILOG > IREF (constant)	Negative	Positive
Inverting	ILOG < IREF (constant)	Positive	Negative
Nanipuarting	ILOG > IREF (constant)	Negative	Negative
Noninverting	ILOG > IREF (constant) Negative ILOG < IREF (constant) Positive	Positive	

Output Offset

The inverting configuration utilized by the MAX4207 facilitates large output-offset voltage adjustments. The magnitude of the offset voltage is given by the following equation:

$$V_{OS} = V_{OSADJ} \left(1 + \frac{R_2}{R_1} \right)$$

A resistive divider between REFVOUT, OSADJ, and GND can be used to adjust VOSADJ (see Figure 5).

$$V_{OSADJ} = V_{REFOUT} \left(\frac{R_4}{R_3 + R_4} \right)$$

Scale Factor

The scale factor, K, is the slope of the logarithmic output. For the LOGV1 amplifier, K = -0.25V/decade. Adjust the overall scale factor for the MAX4207 using the uncommitted LOGV2 amplifier and following equation, which refers to Figure 5:

$$R_2 = R_1 \left| \frac{K}{-0.25} \right|$$

Select R₂ between $1k\Omega$ and $100k\Omega$.

Design Example

Desired:

Logarithmic intercept: 1µA

Overall scale factor = +1V/decade

$$R_{SET} = \frac{0.5V}{10 \times 10A} = 50k\Omega$$

Select $R_1 = 10k\Omega$:

$$R2 = 10k\Omega \times \left| \frac{1V/\text{decade}}{-0.25} \right| = 40k\Omega$$

Photodiode Current Monitoring

Figure 6 shows the MAX4207 in an optical-power measurement circuit, common in fiberoptic applications. The MAX4007 current monitor converts the sensed APD current to an output current that drives the MAX4207 LOGIIN input (APD current is scaled by 0.1). The MAX4007 also buffers the high-voltage APD voltages from the lower MAX4207 voltages. The MAX4207's internal current reference sources 10nA (RSET = 5M Ω) to the REFIIN input. This configuration sets the logarithmic intercept to 10nA, corresponding to an APD current of 100nA. The unity-gain configuration of the output buffer maintains the -0.25V/decade gain present at the LOGV1 output.

Measuring Optical Absorbance

A photodiode provides a convenient means of measuring optical power, as diode current is proportional to the incident optical power. Measure absolute optical power using a single photodiode connected at LOGIIN, with the MAX4207's internal current reference driving REFIIN. Alternatively, connect a photodiode to each of the MAX4207's logging inputs, LOGIIN and REFIIN, to measure relative optical power (Figure 7).

In absorbance measurement instrumentation, a reference light source is split into two paths. The unfiltered path is incident upon the photodiode of the reference channel, REFIIN. The other path passes through a sample of interest, with the resulting filtered light incident on the photodiode of the second channel, LOGIIN. The MAX4207 outputs provide voltages proportional to the log ratio of the two optical powers—an indicator of the optical absorbance of the sample.

In wavelength-locking applications, often found in fiberoptic communication modules, two photodiode currents provide a means of determining whether a given optical channel is tuned to the desired optical frequency. In this application, two bandpass optical filters with overlapping "skirts" precede each photodiode. With proper filter selection, the MAX4207 output can vary monotonically (ideally linearly) with optical frequency.




Figure 6. Logarithmic Current-Sensing Amplifier with Sourcing Input




Figure 7. Measuring Optical Absorbance

Capacitive Loads

The MAX4207 drives capacitive loads of up to 50pF. Reactive loads decrease phase margin and can produce excessive ringing and oscillation. Use an isolation resistor in series with LOGV1 or LOGV2 to reduce the effect of large capacitive loads. Recall that the combination of the capacitive load and the small isolation resistor limits AC performance.

Power Dissipation

The LOGV1 and LOGV2 amplifiers are capable of sourcing or sinking in excess of 30mA. Ensure that the continuous power dissipation rating for the MAX4207 is not exceeded.

TQFN Package

The 16-lead thin QFN package has an exposed paddle that provides a heat-removal path, as well as excellent electrical grounding to the PC board. The MAX4207's exposed pad is internally connected to V_{EE}, and can either be connected to the PC board V_{EE} plane or left unconnected. Ensure that only V_{EE} traces are routed under the exposed paddle.

Layout and Bypassing


Bypass V_{CC} and V_{EE} to GND with ceramic 0.1µF capacitors. Place the capacitors as close to the device as possible. Bypass REFVOUT and/or CMVOUT to GND with a 0.1µF ceramic capacitor for increased noise immunity and a clean reference current. For low-current operation, it is recommended to use metal guard rings around LOGIIN, REFIIN, and REFISET. Connect this guard ring to CMVOUT.

Chip Information

TRANSISTOR COUNT: 754
PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



					COMMI	ON DI	MENS	SIDNS					
PKG	12L 4×4			1	6L 4×4	1	a	OL 4×4	+	a	24L 4×	4	
REF.	MIN.	NDM.	MAX.	MIN.	MIN. NOM. MAX. I		MIN.	NDM.	MAX.	MIN.	NDM.	MA)	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.8	
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	
A2	0.20 REF			0.20 REF				0.20 REF			0.20 REF		
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	
6		0.80 BS0	<u>. </u>	0.65 BSC.		0.50 BSC.		0.50 BSC.					
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	
N		12			16		20			24			
ND		3			4			5		6			
NE		3		4		5			6				
Jedec Var.	WGGB				WGGC WG			WGGD-1 WGGI		WGGD-	-2		

EVL	מםנ	LHN	VHI	CIMII	CVILL	
PKG.		DS			E2	
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25
T1644-2	1.95	2.10	2,25	1.95	2.10	2,25
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25

EVENCED DAD VADIATIONS

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
 ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
 N IS THE TOTAL NUMBER OF TERMINALS.

- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95-1 SPP-012 LOTAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN FINE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE ETHER A MOLD OR MARKED FEATURE.
- DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-1.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.