



# HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

## IDT54/74FCT861-64B

### FEATURES:

- 35% faster than AMD's Am29861-64 series
- Equivalent to AMD's Am29861-64 bipolar registers in pinout/function and output drive over full temperature and voltage supply extremes
- High-speed symmetrical bidirectional transceivers
  - Non-inverting  $t_{PD} = 3.5ns$  typ.
  - Inverting  $t_{PD} = 4.0ns$  typ.
- 48mA commercial  $I_{OL}$ , 32mA military  $I_{OL}$
- 200mV (typ.) hysteresis on T and R buses
- Clamp diodes on all inputs for ringing suppression
- ESD protection 5000V (typ.) — MIL-STD-883 Category B
- Low input/output capacitance
- CMOS power levels ( $5\mu W$  typ. static)
- Both CMOS and TTL output compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ( $5\mu A$  max.)
- Military product available 100% screened to MIL-STD-883, Class B

### DESCRIPTION:


The IDT54/74FCT800 Series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT860 Series bus transceivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The IDT54/74FCT863B and IDT54/74FCT864B 9-bit transceivers have NORed output enables for maximum control flexibility.

All of the IDT54/74FCT800B high-performance interface family are designed for high-capacitance load drive capability while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes, and all outputs are designed for low-capacitance bus loading in the high impedance state.

### FUNCTIONAL BLOCK DIAGRAM

#### IDT54/74FCT861B/IDT54/74FCT862B 10-BIT TRANSCEIVERS



SSD39C861-001

### PRODUCT SELECTOR GUIDE

	DEVICE	
	10-BIT	9-BIT
Non-inverting	IDT54/74FCT861B	IDT54/74FCT863B
Inverting	IDT54/74FCT862B	IDT54/74FCT864B

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**JULY 1986**

© 1986 Integrated Device Technology, Inc.

Printed in the U.S.A.

**FUNCTIONAL BLOCK DIAGRAM**


**IDT54/74FCT863B/IDT54/74FCT864B 9-BIT TRANSCEIVERS**



SSD39C861-004


**PIN CONFIGURATIONS**

**IDT54/74FCT861B/IDT54/74FCT862B 10-BIT TRANSCEIVERS**



**DIP TOP VIEW**

SSD39C861-005




**LCC TOP VIEW**

SSD39C861-006

**LOGIC SYMBOLS**


**IDT54/74FCT861B**



SSD39C8610-002


5

**IDT54/74FCT863B/IDT54/74FCT864B 9-BIT TRANSCEIVERS**



**DIP TOP VIEW**


SSD39C861-007



**LCC TOP VIEW**

SSD39C861-008

**IDT54/74FCT863B**



SSD39C861 003

**PIN DESCRIPTION**

NAME	I/O	DESCRIPTION
<b>IDT54/74FCT861/62B</b>		
$\overline{\text{OER}}$	I	When LOW in conjunction with $\overline{\text{OET}}$ HIGH activates the RECEIVE mode.
$\overline{\text{OET}}$	I	When LOW in conjunction with $\overline{\text{OER}}$ HIGH activates the TRANSMIT mode.
$R_i$	I/O	10-bit RECEIVE input/output.
$T_i$	I/O	10-bit TRANSMIT input/output.
<b>IDT54/74FCT863/64B</b>		
$\overline{\text{OER}}_i$	I	When LOW in conjunction with $\overline{\text{OET}}_i$ HIGH activates the RECEIVE mode.
$\overline{\text{OET}}_i$	I	When LOW in conjunction with $\overline{\text{OER}}_i$ HIGH activates the TRANSMIT mode.
$R_i$	I/O	9-bit RECEIVE input/output.
$T_i$	I/O	9-bit TRANSMIT input/output.

**FUNCTION TABLES**

**IDT54/74FCT861B/IDT54/74FCT863B (Non-Inverting)**

INPUTS				OUTPUTS		FUNCTION
$\overline{\text{OER}}$	$\text{OER}$	$R_i$	$T_i$	$R_i$	$T_i$	
L	H	L	N/A	N/A	L	Transmitting
L	H	H	N/A	N/A	H	Transmitting
H	L	N/A	L	L	N/A	Receiving
H	L	N/A	H	H	N/A	Receiving
H	H	X	X	Z	Z	Hi-Z

H = HIGH  
L = LOW  
Z = High Impedance

X = Don't Care  
N/A = Not Applicable

**IDT54/74FCT862B/IDT54/74FCT864B (Inverting)**

INPUTS				OUTPUTS		FUNCTION
$\overline{\text{OER}}$	$\text{OER}$	$R_i$	$T_i$	$R_i$	$T_i$	
L	H	L	N/A	N/A	H	Transmitting
L	H	H	N/A	N/A	L	Transmitting
H	L	N/A	L	H	N/A	Receiving
H	L	N/A	H	L	N/A	Receiving
H	H	X	X	Z	Z	Hi-Z

H = HIGH  
L = LOW  
Z = High Impedance

X = Don't Care  
N/A = Not Applicable

**ABSOLUTE MAXIMUM RATING<sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	100	100	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

T<sub>A</sub> = 0°C to +70°C      V<sub>CC</sub> = 5.0V ± 5%      Min. = 4.75V      Max. = 5.25V (Commercial)  
 T<sub>A</sub> = -55°C to +125°C      V<sub>CC</sub> = 5.0V ± 10%      Min. = 4.50V      Max. = 5.50V (Military)  
 V<sub>LC</sub> = 0.2V  
 V<sub>HC</sub> = V<sub>CC</sub> - 0.2V

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN.	TYP <sup>(2)</sup>	MAX.	UNIT
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = V <sub>CC</sub>	—	—	5	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND	—	—	-5	μA
V <sub>I</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	—	-0.7	-1.2	V
I <sub>OZ</sub>	Off State (High Impedance) Output Current	V <sub>CC</sub> = MAX      V <sub>O</sub> = 0.4V V <sub>O</sub> = 2.4V	—	—	-10 10	μA
I <sub>SC</sub>	Short Circuit Current	V <sub>CC</sub> = Max. <sup>(3)</sup>	-75	-120	—	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OH</sub> = -32μA V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -250μA I <sub>OH</sub> = -15mA MIL. I <sub>OH</sub> = -24mA COM.	V <sub>HC</sub> 2.4 2.0	V <sub>CC</sub> 4.0 3.5	— — —	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = V <sub>LC</sub> or V <sub>HC</sub> , I <sub>OL</sub> = 300μA V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OL</sub> = 300μA I <sub>OL</sub> = 32mA MIL. I <sub>OL</sub> = 48mA COM.	— — —	GND GND —	V <sub>LC</sub> V <sub>LC</sub> 0.5 0.5	V
V <sub>H</sub>	Input Hysteresis on R <sub>i</sub> and T <sub>i</sub>	—	—	200	—	mV

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

**POWER SUPPLY CHARACTERISTICS**

$V_{LC} = 0.2V$ ;  $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN.	TYP <sup>(2)</sup>	MAX.	UNIT
$I_{CCO}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ $f_i = 0$		—	0.001	1.5	mA
$I_{CCT}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V$ <sup>(3)</sup>		—	0.5	1.6	mA
$I_{CCD}$	Dynamic Power Supply Current	$V_{CC} = \text{Max.}$ Outputs Open OE = GND T/R = GND or $V_{CC}$ One Input Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	—	0.15	0.25	mA/ MHz
$I_{CC}$	Total Power Supply <sup>(4)</sup> Current	$V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle OE = GND One Bit Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	1.5	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.8	4.8	
		$V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$ OE = GND Eight Bits Toggling	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	—	3.0	6.5	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	5.0	12.9	

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_{CC} = I_{CCO} + I_{CCT}D_HN_T + I_{CCD} (f_{CP}/2 + f_iN_i)$   
 $I_{CCO} = \text{Quiescent Current}$   
 $I_{CCT} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current caused by an Input Transition pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $f_i = \text{Input Frequency}$   
 $N_i = \text{Number of Inputs at } f_i$   
 All currents are in milliamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**


PARAMETERS	DESCRIPTION	TEST CONDITIONS <sup>(1)</sup>	COMMERCIAL		MILITARY		UNITS
			MIN.	MAX.	MIN.	MAX.	
$t_{PLH}$ $t_{PHL}$	Propagation Delay from $R_i$ to $T_i$ or $T_i$ to $R_i$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	5.0	—	6.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay from $R_i$ to $T_i$ or $T_i$ to $R_i$ IDT54/74FCT861B/IDT54/74FCT863B (Non-inverting)	$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	5.0	—	6.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay from $R_i$ to $T_i$ or $T_i$ to $R_i$ IDT54/74FCT862B/IDT54/74FCT863B (Inverting)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	5.5	—	6.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay from $R_i$ to $T_i$ or $T_i$ to $R_i$ IDT54/74FCT862B/IDT54/74FCT863B (Inverting)	$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	5.5	—	6.5	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time OET to $T_i$ or OER to $R_i$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	8.0	—	9.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time OET to $T_i$ or OER to $R_i$	$C_L = 300\text{pF}$ $R_L = 500\Omega$	—	8.0	—	9.0	ns
$t_{ZH}^{(2)}$ $t_{ZL}$	Output Enable Time OET to $T_i$ or OER to $R_i$	$C_L = 5\text{pF}$ $R_L = 500\Omega$	—	7.0	—	8.0	ns
$t_{ZH}$ $t_{ZL}$	Output Enable Time OET to $T_i$ or OER to $R_i$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	—	7.0	—	8.0	ns

**NOTE:**

- See test circuit and waveforms.
- This parameter guaranteed but not tested.

# TEST CIRCUITS AND WAVEFORMS

## TEST CIRCUITS FOR THREE-STATE OUTPUTS



SSDAHCT845-004

## SWITCH POSITION

TEST	SWITCH
$t_{LZ}$	Closed
$t_{ZL}$	Closed
All Other	Open


## DEFINITIONS

$R_L$  = Load resistor: see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance: see AC CHARACTERISTICS for value.


$R_T$  = Termination should be equal to  $Z_{OUT}$  of pulse generators.

## SET-UP, HOLD, AND RELEASE TIMES




SSDAHCT845-005

## PULSE WIDTH




SSDAHCT845-007

## PROPAGATION DELAY



SSDAHCT845-006

## ENABLE AND DISABLE TIMES



SSDAHCT845-008

## NOTES:

1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2. Pulse Generator for ALI Pulses:  $t_f \leq 2.5ns$ ;  $t_r \leq 2.5ns$ .