EP1545SJTS-100.000M



EP15 45 SJ

Series – RoHS Compliant 3.3V Plastic J-Lead SMD LVCMOS Programmable Oscillator

Fine Leak Test

Solderability

Vibration

Gross Leak Test

Mechanical Shock

Resistance to Soldering Heat

Resistance to Solvents

Temperature Cycling

Frequency Tolerance/Stability —

TS -100.000M

Nominal Frequency

L Pin 1 Connection Tri-State (Disabled Output: High Impedance)

Duty Cycle 50 ±10(%)

Operating Temperature Range – -20°C to +70°C

Package

ELECTRICAL SPECIFICA	FIONS
Nominal Frequency	100.000MHz
Frequency Tolerance/Stability	±50ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range,Supply Voltage Change, Output Load Change, First Year Aging at 25°C, Shock, and Vibration)
Aging at 25°C	±5ppm/year Maximum
Operating Temperature Range	-20°C to +70°C
Supply Voltage	3.3Vdc ±0.3Vdc
Input Current	28mA Maximum (Unloaded)
Output Voltage Logic High (Voh)	Vdd-0.4Vdc Minimum, IOH = -8mA
Output Voltage Logic Low (Vol)	0.4Vdc Maximum, IOL +8mA
Rise/Fall Time	4nSec Maximum (Measured at 20% to 80% of waveform)
Duty Cycle	50 ±10(%) (Measured at 50% of waveform)
Load Drive Capability	15pF Maximum
Output Logic Type	CMOS
Pin 1 Connection	Tri-State (Disabled Output: High Impedance)
Pin 1 Input Voltage (Vih and Vil)	70% of Vdd Minimum to enable output, 20% of Vdd Maximum to disable output, No Connect to enable output.
Standby Current	20µA Maximum (Pin 1 = Ground)
Disable Current	16mA Maximum (Pin 1 = Ground)
Absolute Clock Jitter	±125pSec Maximum, ±75pSec Typical
One Sigma Clock Period Jitter	±40pSec Maximum
Start Up Time	10mSec Maximum
Storage Temperature Range	-55°C to +125°C

MIL-STD-883, Method 1014, Condition A

MIL-STD-883, Method 1014, Condition C

MIL-STD-202, Method 213, Condition C

MIL-STD-883, Method 2007, Condition A

MIL-STD-202, Method 210


MIL-STD-202, Method 215

MIL-STD-883, Method 2003

MIL-STD-883, Method 1010

EP1545SJTS-100.000M


MECHANICAL DIMENSIONS (all dimensions in millimeters)



PIN	CONNECTION
1	Tri-State (High Impedance)
2	Ground
3	Output
4	Supply Voltage
LINE	MARKING
	MARKING
LINE 1	ECLIPTEK

Suggested Solder Pad Layout

All Dimensions in Millimeters



All Tolerances are ±0.1




EP1545SJTS-100.000M



OUTPUT WAVEFORM & TIMING DIAGRAM



Test Circuit for CMOS Output



Note 1: An external 0.1μ F low frequency tantalum bypass capacitor in parallel with a 0.01μ F high frequency ceramic bypass capacitor close to the package ground and V_{DD} pin is required.

Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>300MHz) passive probe is recommended.

Note 3: Capacitance value C_L includes sum of all probe and fixture capacitance.



Recommended Solder Reflow Methods

EP1545SJTS-100.000M



Low Temperature Infrared/Convection 240°C

T _s MAX to T _L (Ramp-up Rate)	5°C/second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	N/A
- Temperature Typical (T _s TYP)	150°C
- Temperature Maximum (T _s MAX)	N/A
- Time (t _s MIN)	60 - 120 Seconds
Ramp-up Rate (T⊾ to T _P)	5°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	150°C
- Time (t∟)	200 Seconds Maximum
Peak Temperature (T _P)	240°C Maximum
Target Peak Temperature (T _P Target)	240°C Maximum 1 Time / 230°C Maximum 2 Times
Time within 5°C of actual peak (t _p)	10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
Ramp-down Rate	5°C/second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 seconds Maximum, 2 times Maximum.