

FDB14N30

300V N-Channel MOSFET



Features

- 14A, 300V, $R_{DS(on)} = 0.29\Omega$ @ $V_{GS} = 10\text{ V}$
- Low gate charge (typical 18 nC)
- Low C_{rss} (typical 17 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switched mode power supplies and active power factor correction.



Absolute Maximum Ratings

Symbol	Parameter	FDB14N30	Unit
V_{DSS}	Drain-Source Voltage	300	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$) - Continuous ($T_C = 100^\circ\text{C}$)	14 8.4	A A
I_{DM}	Drain Current - Pulsed	(Note 1) 56	A
V_{GSS}	Gate-Source voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2) 330	mJ
I_{AR}	Avalanche Current	(Note 1) 14	A
E_{AR}	Repetitive Avalanche Energy	(Note 1) 14	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3) 4.5	V/ns
P_D	Power Dissipation ($T_C = 25^\circ\text{C}$) - Derate above 25°C	140 1.12	W W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
T_L	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds	300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Min.	Max.	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	0.89	$^\circ\text{C}/\text{W}$
$R_{\theta JA^*}$	Thermal Resistance, Junction-to-Ambient*	--	40	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	$^\circ\text{C}/\text{W}$

* When mounted on the minimum pad size recommended (PCB Mount)

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB14N30	FDB14N30TM	D2-PAK	330mm	24mm	800

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Conditions	Min.	Typ.	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	300	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$, Referenced to 25°C	--	0.3	--	$^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 300\text{V}, V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 240\text{V}, T_C = 125^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$	--	--	-100	nA
On Characteristics						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	3.0	--	5.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{V}, I_D = 7\text{A}$	--	0.24	0.29	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 40\text{V}, I_D = 7\text{A}$	(Note 4)	10.5	--	S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0\text{MHz}$	--	815	1060	pF
C_{oss}	Output Capacitance		--	150	195	pF
C_{rss}	Reverse Transfer Capacitance		--	17	25	pF
Switching Characteristics						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 150\text{V}, I_D = 14\text{A}$ $R_G = 25\Omega$	--	20	50	ns
t_r	Turn-On Rise Time		--	105	120	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	30	70	ns
t_f	Turn-Off Fall Time		--	75	160	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 240\text{V}, I_D = 14\text{A}$ $V_{\text{GS}} = 10\text{V}$	--	18	25	nC
Q_{gs}	Gate-Source Charge		--	4.5	--	nC
Q_{gd}	Gate-Drain Charge		--	8	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current	--	--	14	--	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	56	--	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{V}, I_S = 14\text{A}$	--	--	1.4	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0\text{V}, I_S = 14\text{A}$ $dI_F/dt = 100\text{A}/\mu\text{s}$	--	235	--	ns
Q_{rr}	Reverse Recovery Charge		(Note 4)	1.6	--	μC

NOTES:

1. Repetitive Rating: Pulse width limited by maximum junction temperature
2. $L = 2.8\text{mH}, I_{AS} = 14\text{A}, V_{DD} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 14\text{A}, di/dt \leq 200\text{A}/\mu\text{s}, V_{DD} \leq \text{BV}_{\text{DSS}}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
5. Essentially Independent of Operating Temperature Typical Characteristics

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 8. On-Resistance Variation vs. Temperature




Figure 10. Maximum Drain Current vs. Case Temperature










Figure 11. Transient Thermal Response Curve







Gate Charge Test Circuit & Waveform**Resistive Switching Test Circuit & Waveforms****Unclamped Inductive Switching Test Circuit & Waveforms**

Peak Diode Recovery dv/dt Test Circuit & Waveforms




Mechanical Dimensions

D2-PAK



- NOTES: UNLESS OTHERWISE SPECIFIED
- ALL DIMENSIONS ARE IN MILLIMETERS.
 - REFERENCE JEDEC, TO-263, ISSUE D, VARIATION AB, DATED JULY 2003.
 - DIMENSIONING AND TOLERANCING PER ANSI Y14.5M - 1982.
 - LOCATION OF THE PIN HOLE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE).
 - PRESENCE OF TRIMMED CENTER LEAD IS OPTIONAL.



T0263A02REVD



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx®	HiSeC™	Programmable Active Droop™	TinyLogic®
Across the board. Around the world.™	i-Lo™	QFET®	TINYOPTO™
ActiveArray™	ImpliedDisconnect™	QS™	TinyPower™
Bottomless™	IntelliMAX™	QT Optoelectronics™	TinyWire™
Build it Now™	ISOPLANAR™	Quiet Series™	TruTranslation™
CoolFET™	MICROCOUPLER™	RapidConfigure™	µSerDes™
CROSSVOLT™	MicroPak™	RapidConnect™	UHC®
CTL™	MICROWIRE™	ScalarPump™	UniFET™
Current Transfer Logic™	MSX™	SMART START™	VCX™
DOME™	MSXPro™	SPM®	Wire™
E²CMOS™	OCX™	STEALTH™	
EcoSPARK®	OCXPro™	SuperFET™	
EnSigna™	OPTOLOGIC®	SuperSOT™-3	
FACT Quiet Series™	OPTOPLANAR®	SuperSOT™-6	
FACT®	PACMAN™	SuperSOT™-8	
FAST®	POP™	SyncFET™	
FAST™	Power220®	TCM™	
FPS™	Power247®	The Power Franchise®	
FRFET®	PowerEdge™	TinyBoost™	
GlobalOptoisolator™	PowerSaver™	TinyBuck™	
GTO™	PowerTrench®		

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.